From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2046.outbound.protection.outlook.com [40.107.105.46]) by sourceware.org (Postfix) with ESMTPS id BD112385741D for ; Thu, 29 Sep 2022 15:01:53 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org BD112385741D Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=I3NUs+fl8Ogo6S92gOo30NHJ/DT8rU0sPLsqLTCeSaIzKzZGVmmfraq79V5+RMcHQIwY08VEv9m3AZCB1xMwfBrtGI9d9JG5yXpTUT249l2+x4SckAPcaG/k9nqaSftDomJ7MMbq+y5X3e63ucFXgcdTUTrs48xWSGJdygdZAFPlJMtgb2MOMUzmhKuORJ7dMxybapOu3j8tK3HF9nmiawQ7JuEj+f+gkC+tDxRXM47xBnQ5+gBZhY1/f/7jrLVdrrHv7cFGdSLUE0ivslR4SEBkp0H/6OWqvs1vcVYu8ArW+RsnlLV+n+NvPbmCMp5IpxS3V5d+ZnA+guAgc/KRbQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LFHmdkKUQsmXillT9sTBerA9tuelkpxAWLumlbSrZ9Y=; b=SeSB7dOp5ogdS6AZSfIWbAy+F5bk+fGPt7r1HpQ63n7QnMM9WskkBJGUt1VdSIk97O/UHboRnI01ObCSNAGsWkV0S7dwp5+eSLUPDlscTFD7ZYge8c19gKZUa3eDPI1Pkjd7N/V6P0y/v9jD6PiqQ7V0w9VGQrgsrAwC9L1IuFZZTyvStLo+JJyrqp7wruEC8xE3UCaVzmzgZv5dQyCHu8+mtQ7pWTpIGy6JIXf1Eq3X4cy04lAkMNctqHI5F/P+jzVelgZvD88GmTUQ2PyoRi+SAYaQzK4pQLk2qLeICtRyWAGkC+9OQ776HC+FGqtxxN8uQM9BkYsMnUqhMg/cMw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LFHmdkKUQsmXillT9sTBerA9tuelkpxAWLumlbSrZ9Y=; b=kAuSyn2loqXY33mdFlknFb5iwIJIFoHKCEzDMPJdBlvIKtWHiSCs2cv+1ygDvvHlkUOVqd94NbGKGl2B1Pdg2w+Iw62ijZTzraMvsOIzAjB1lgFtn6oPa4C2EA2SuhkwwVXxMJsxPxT7BnhMW+1ImLTrWO3wfBH/CmugiaG1aRg= Received: from AM6PR10CA0036.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:209:89::49) by AS2PR08MB9047.eurprd08.prod.outlook.com (2603:10a6:20b:5ff::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.20; Thu, 29 Sep 2022 15:01:51 +0000 Received: from VE1EUR03FT022.eop-EUR03.prod.protection.outlook.com (2603:10a6:209:89:cafe::92) by AM6PR10CA0036.outlook.office365.com (2603:10a6:209:89::49) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.20 via Frontend Transport; Thu, 29 Sep 2022 15:01:51 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VE1EUR03FT022.mail.protection.outlook.com (10.152.18.64) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.17 via Frontend Transport; Thu, 29 Sep 2022 15:01:50 +0000 Received: ("Tessian outbound ce981123c49d:v128"); Thu, 29 Sep 2022 15:01:50 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: c0ee587431381a2f X-CR-MTA-TID: 64aa7808 Received: from c7bf2cf6846a.3 by 64aa7808-outbound-1.mta.getcheckrecipient.com id FB1E2687-08E1-4C15-A034-1B0626D8AD64.1; Thu, 29 Sep 2022 15:01:37 +0000 Received: from EUR02-VE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id c7bf2cf6846a.3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 29 Sep 2022 15:01:37 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=O8aMmzRafDNp4PdX+c0tirrGzjoCLnNUox1FYijk1ofU3DAwMoCk8RvP+yLj54dmFUGV4uFBI2UAlOPy/9h/yt4N1frnlklTYItVZAKvDt1QECcygtpOKlN0KweSHX6inYD5aHds1/R5QF+vrQtzpyY8w+gqqC3yWzoRHHSlY15beZ7FFBGbXwgPc85qRLLA3M/biMv/SsjvaRnuPtOb5WNOWp9DjHQgA3DE5OlSuK03EO3HBVPrnavMPN9bYViaJKvx1sRHR07KbuSBk/M4hu5heueoLowGJg885/nOWSSqXMQrv9oG93/yahejzxd35GTeXOkEE9uualF6Tf8X4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LFHmdkKUQsmXillT9sTBerA9tuelkpxAWLumlbSrZ9Y=; b=cLPSwiyilzxn6cvKbbaKKKiQzk9TFbCLlPIaJ8L6dXJyEQE8L0/oz67wkHqPXHN5785yKvesJiljBnDZsKDu0QBZRsyIzGTXUkTyr4haKD0JfUaImSBJ9135GWA3+JN8Ckzsta+0F+Ng313wvmFiNmTogV4voWoO8DKH3H7VPAOfjGFQGq0xn3UahVbvIiA8Xf+76Dwosx7rDWNU+yPqhvaYRD4Nog2aKPnSVgQY0qIAn/wK0/orsXUMDjNZI5a0e4IEdZJcX0pimNZ1vskT3CM5d6CgAeIwg9rVtUqyKy+ZD+SStDV2h5aPbb2wOZWjLfce/zD6F4uLnFUAwBT47g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=LFHmdkKUQsmXillT9sTBerA9tuelkpxAWLumlbSrZ9Y=; b=kAuSyn2loqXY33mdFlknFb5iwIJIFoHKCEzDMPJdBlvIKtWHiSCs2cv+1ygDvvHlkUOVqd94NbGKGl2B1Pdg2w+Iw62ijZTzraMvsOIzAjB1lgFtn6oPa4C2EA2SuhkwwVXxMJsxPxT7BnhMW+1ImLTrWO3wfBH/CmugiaG1aRg= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DU0PR08MB8810.eurprd08.prod.outlook.com (2603:10a6:10:472::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.19; Thu, 29 Sep 2022 15:01:35 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::f0a0:ab7d:81bb:aff8]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::f0a0:ab7d:81bb:aff8%9]) with mapi id 15.20.5676.019; Thu, 29 Sep 2022 15:01:34 +0000 From: Kyrylo Tkachov To: Christophe Lyon , "gcc-patches@gcc.gnu.org" CC: Andre Simoes Dias Vieira , Christophe Lyon Subject: RE: [PATCH] testsuite: [arm] Relax expected register names in MVE tests Thread-Topic: [PATCH] testsuite: [arm] Relax expected register names in MVE tests Thread-Index: AQHY1BPdtRrCYKphbkmH5H1ZAdAFm632gE1w Date: Thu, 29 Sep 2022 15:01:34 +0000 Message-ID: References: <20220929145727.269135-1-christophe.lyon@arm.com> In-Reply-To: <20220929145727.269135-1-christophe.lyon@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DU0PR08MB8810:EE_|VE1EUR03FT022:EE_|AS2PR08MB9047:EE_ X-MS-Office365-Filtering-Correlation-Id: a4ec08f0-1dbd-455a-be72-08daa22b8a1b x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: YPGCJTu6reBmLx2HuIljM8OuX/RimQ1Bo18+93snVLeTfy0F12PUs+7MbSk1Dn5IEg79cJi5YpBi/TOuosKMMq7260YJVoQYCOpELWVuOjzmM9UB2MycyOL8uyexPRC1zDaXz2c2eSX3qFHjL36eanREJtrA3etdPdEWbZ1Ck5jCvH5916cGZPwMVSh/aIHFQ6j6CNQc4f88P2SeQn9OncwYSnyafDKuhkIGMoC8mZRIKc3RL+xhjqqHlCG+CyLEakOANqiJWRqRgIA315HWAybzarrrV35SBNwQd/5dvCjw7L7vYAX8MjwkdJPGiCdTDp7Pk4Q3QNfsoyKEYsz9quOKl3dy40k0yatIvOJ6T0IMioxx7LWYQmnEHT0vw+32K98SkDo6pfSDRBswD+BxhQb31Woc3ypxhsDwyL6PqZjknRud5OXzf1RBDvp4SKvnV8IMJRRQkTmVvO3NKKSZrGhyYJdI2ElUUkgQzU2+KE0pETvwhAuAOlOougLUvbFH6IYSqfc7wOaJFSfhV7wGmaXJ9FwVAADePvN7stww48ZTGBnBfkqDGlbXkl46+ATlGXQ93BV2I0zLNE3r/CkMSyTdoWP+rYCjnGOyAgwFcJ7PbknYdkiWVTFpCqk84MoqSVfHRcp77xFH1IpFVcCBb9UK3hRQdUPrVjK7kAtlQQqnFsb0fzz8P1EqMWmp5LeXvE839hBXMIC4vzg3ehmZa3aMbaAEaqOl+ffbORXcvUnCiZnJP1s+1zAdebUjC+Gm/+KnswcIjmTbSsG3ouLZKB6xPtx+MiHmhCIvCXixEQcpjOrHBwawWTo4qJhEZJAuTi/88YONK4TcJcKYRi5uew== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(136003)(39860400002)(396003)(346002)(366004)(376002)(451199015)(83380400001)(5660300002)(30864003)(2906002)(55016003)(86362001)(4326008)(66946007)(52536014)(6506007)(53546011)(26005)(76116006)(66556008)(64756008)(66446008)(9686003)(8676002)(66476007)(122000001)(38100700002)(8936002)(38070700005)(33656002)(84970400001)(186003)(71200400001)(478600001)(54906003)(41300700001)(7696005)(316002)(110136005);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8810 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VE1EUR03FT022.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 429af7d8-4cfd-4bc9-543f-08daa22b8075 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: GYPex4TNbvMEFKgLldeyB2jMvSoYmiNqRiveAuqu1e/bguCUrfy0R2Dlvo8Tzv+dOfqRaz/QAnAjwGvqW4+1E1M3u78bpsrtV2+FW0FXqoePeWitSXzgnRfVCBfxkQcOmTLaNOsy7Gssqah6V0ZkyLCMRcJUp5oey7gtQtnwMZppy540qU0D6oSVZOqhp3fbRTeotBSls5UOd28SblJZzMPtkMDrDQ9NZMmNSFUtG8Sh3SkeexJviZ5ZkLTOEChhZ5/a3+UKQPeHtJ15iOKtuYaaL2widuauumKbbdSQd4gU1BbQ/NQAkNavi05dlYWtej+69Pcq/EDhoP1eV/6pI2v64b8We3kamh3VyJfCV1aT0JK3OZH7yfBS0N/iGnpGU0FB6Ql9zHUe9AjbCGVPfD4Y5qdVMzqNd2UsVPPg0u63fmJKvb/MenXL3jKwZL2sVGkIaMkTLBcjTtDTBmInxxHRbLWLiR0/AHtW+4K7W1Rcr2FToCtIcsqaEPpLwD+LISg/cDwjBb/HtutTcSSHRJ9hSP0VENmCyG7WULPWWiMXA6q3daSzuDXTEZitvktFhLwJBvMDNmVKe+mbzia8xzOEzWs999yyNjqRFBlGy/2RXzIioYe6gDH58U39QHcCdQQ7cJ9oGC5ZaMPSV3E++hej6nZXposNr2cRYOFbAoyltleR7wowT36vdjovTq/kGP8qpTyDmed/o0pcmyMD/qqPgl6zzz1jYYymSvunqbuGjCPkYBduUiiMsjboL7j2O8bE9nuZcXJ9KKZ9jrgYr/BZMkrFBfXAcKzzSqkchj5tB63jTizKZlW4BrUE8lWIen1DIvRNkBffEXjxXxryfw== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(136003)(376002)(346002)(396003)(451199015)(40470700004)(36840700001)(46966006)(30864003)(8936002)(82740400003)(82310400005)(356005)(52536014)(41300700001)(81166007)(84970400001)(5660300002)(47076005)(336012)(186003)(83380400001)(7696005)(6506007)(53546011)(26005)(9686003)(36860700001)(2906002)(33656002)(316002)(86362001)(55016003)(110136005)(54906003)(40480700001)(478600001)(4326008)(40460700003)(8676002)(70206006)(70586007);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Sep 2022 15:01:50.9151 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a4ec08f0-1dbd-455a-be72-08daa22b8a1b X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: VE1EUR03FT022.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB9047 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Hi Christophe, > -----Original Message----- > From: Christophe Lyon > Sent: Thursday, September 29, 2022 3:57 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Andre Simoes Dias Vieira > ; Christophe Lyon > > Subject: [PATCH] testsuite: [arm] Relax expected register names in MVE te= sts >=20 > These two tests have hardcoded q0 as destination/source of load/store > instructions, but it is actually used only under > -mfloat-abi=3Dhard. When using -mfloat-abi=3Dsoftfp, other registers > (eg. q3) can be used to transfer function arguments from core > registers to MVE registers, making the expected regexp fail. >=20 > This small patch replaces q0 with q[0-7] to accept any 'q' register. >=20 > OK for trunk? >=20 > Thanks, >=20 > Christophe >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/mve_load_memory_modes.c: Update > expected > registers. > * gcc.target/arm/mve/mve_store_memory_modes.c: Likewise. > --- > .../arm/mve/mve_load_memory_modes.c | 58 +++++++++---------- > .../arm/mve/mve_store_memory_modes.c | 58 +++++++++---------- > 2 files changed, 58 insertions(+), 58 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > b/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > index e35eb1108aa..fa05fdcefec 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > +++ b/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > @@ -7,7 +7,7 @@ > /* > **off_load8_0: > ** ... > -** vldrb.8 q0, \[r0, #16\] > +** vldrb.8 q[0-7], \[r0, #16\] > ** ... > */ > int8x16_t off_load8_0 (int8_t * a) > @@ -18,7 +18,7 @@ int8x16_t off_load8_0 (int8_t * a) > /* > **off_load8_1: > ** ... > -** vldrb.u16 q0, \[r0, #1\] > +** vldrb.u16 q[0-7], \[r0, #1\] > ** ... > */ > uint16x8_t off_load8_1 (uint8_t * a) > @@ -29,7 +29,7 @@ uint16x8_t off_load8_1 (uint8_t * a) > /* > **off_load8_2: > ** ... > -** vldrb.s32 q0, \[r0, #127\] > +** vldrb.s32 q[0-7], \[r0, #127\] > ** ... > */ > int32x4_t off_load8_2 (int8_t * a) > @@ -40,7 +40,7 @@ int32x4_t off_load8_2 (int8_t * a) > /* > **off_load8_3: > ** ... > -** vldrb.8 q0, \[r0, #-127\] > +** vldrb.8 q[0-7], \[r0, #-127\] > ** ... > */ > uint8x16_t off_load8_3 (uint8_t * a) > @@ -51,7 +51,7 @@ uint8x16_t off_load8_3 (uint8_t * a) > /* > **not_off_load8_0: > ** ... > -** vldrb.8 q0, \[r[0-9]+\] > +** vldrb.8 q[0-7], \[r[0-7]+\] > ** ... > */ > int8x16_t not_off_load8_0 (int8_t * a) > @@ -62,7 +62,7 @@ int8x16_t not_off_load8_0 (int8_t * a) > /* > **off_loadfp16_0: > ** ... > -** vldrh.16 q0, \[r0, #-244\] > +** vldrh.16 q[0-7], \[r0, #-244\] > ** ... > */ > float16x8_t off_loadfp16_0 (float16_t *a) > @@ -73,7 +73,7 @@ float16x8_t off_loadfp16_0 (float16_t *a) > /* > **off_load16_0: > ** ... > -** vldrh.16 q0, \[r0, #-2\] > +** vldrh.16 q[0-7], \[r0, #-2\] > ** ... > */ > uint16x8_t off_load16_0 (uint16_t * a) > @@ -84,7 +84,7 @@ uint16x8_t off_load16_0 (uint16_t * a) > /* > **off_load16_1: > ** ... > -** vldrh.u32 q0, \[r0, #254\] > +** vldrh.u32 q[0-7], \[r0, #254\] > ** ... > */ > uint32x4_t off_load16_1 (uint16_t * a) > @@ -95,7 +95,7 @@ uint32x4_t off_load16_1 (uint16_t * a) > /* > **not_off_load16_0: > ** ... > -** vldrh.16 q0, \[r[0-9]+\] > +** vldrh.16 q[0-7], \[r[0-7]+\] > ** ... > */ > int16x8_t not_off_load16_0 (int8_t * a) > @@ -106,7 +106,7 @@ int16x8_t not_off_load16_0 (int8_t * a) > /* > **not_off_load16_1: > ** ... > -** vldrh.u32 q0, \[r[0-9]+\] > +** vldrh.u32 q[0-7], \[r[0-7]+\] > ** ... > */ > uint32x4_t not_off_load16_1 (uint16_t * a) > @@ -117,7 +117,7 @@ uint32x4_t not_off_load16_1 (uint16_t * a) > /* > **off_loadfp32_0: > ** ... > -** vldrw.32 q0, \[r0, #24\] > +** vldrw.32 q[0-7], \[r0, #24\] > ** ... > */ > float32x4_t off_loadfp32_0 (float32_t *a) > @@ -128,7 +128,7 @@ float32x4_t off_loadfp32_0 (float32_t *a) > /* > **off_load32_0: > ** ... > -** vldrw.32 q0, \[r0, #4\] > +** vldrw.32 q[0-7], \[r0, #4\] > ** ... > */ > uint32x4_t off_load32_0 (uint32_t * a) > @@ -139,7 +139,7 @@ uint32x4_t off_load32_0 (uint32_t * a) > /* > **off_load32_1: > ** ... > -** vldrw.32 q0, \[r0, #-508\] > +** vldrw.32 q[0-7], \[r0, #-508\] > ** ... > */ These make sense.... > int32x4_t off_load32_1 (int32_t * a) > @@ -149,7 +149,7 @@ int32x4_t off_load32_1 (int32_t * a) > /* > **pre_load8_0: > ** ... > -** vldrb.8 q[0-9]+, \[r0, #16\]! > +** vldrb.8 q[0-7]+, \[r0, #16\]! > ** ... > */ ... but what is the reason for these changes? Thanks, Kyrill > int8_t* pre_load8_0 (int8_t * a, int8x16_t *v) > @@ -162,7 +162,7 @@ int8_t* pre_load8_0 (int8_t * a, int8x16_t *v) > /* > **pre_load8_1: > ** ... > -** vldrb.u16 q[0-9]+, \[r0, #4\]! > +** vldrb.u16 q[0-7]+, \[r0, #4\]! > ** ... > */ > uint8_t* pre_load8_1 (uint8_t * a, uint16x8_t *v) > @@ -175,7 +175,7 @@ uint8_t* pre_load8_1 (uint8_t * a, uint16x8_t *v) > /* > **pre_loadfp16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0, #128\]! > +** vldrh.16 q[0-7]+, \[r0, #128\]! > ** ... > */ > float16_t* pre_loadfp16_0 (float16_t *a, float16x8_t *v) > @@ -188,7 +188,7 @@ float16_t* pre_loadfp16_0 (float16_t *a, float16x8_t > *v) > /* > **pre_load16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0, #-254\]! > +** vldrh.16 q[0-7]+, \[r0, #-254\]! > ** ... > */ > int16_t* pre_load16_0 (int16_t * a, int16x8_t *v) > @@ -201,7 +201,7 @@ int16_t* pre_load16_0 (int16_t * a, int16x8_t *v) > /* > **pre_load16_1: > ** ... > -** vldrh.s32 q[0-9]+, \[r0, #52\]! > +** vldrh.s32 q[0-7]+, \[r0, #52\]! > ** ... > */ > int16_t* pre_load16_1 (int16_t * a, int32x4_t *v) > @@ -214,7 +214,7 @@ int16_t* pre_load16_1 (int16_t * a, int32x4_t *v) > /* > **pre_loadfp32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0, #-72\]! > +** vldrw.32 q[0-7]+, \[r0, #-72\]! > ** ... > */ > float32_t* pre_loadfp32_0 (float32_t *a, float32x4_t *v) > @@ -228,7 +228,7 @@ float32_t* pre_loadfp32_0 (float32_t *a, float32x4_t > *v) > /* > **pre_load32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0, #-4\]! > +** vldrw.32 q[0-7]+, \[r0, #-4\]! > ** ... > */ > uint32_t* pre_load32_0 (uint32_t * a, uint32x4_t *v) > @@ -242,7 +242,7 @@ uint32_t* pre_load32_0 (uint32_t * a, uint32x4_t *v) > /* > **post_load8_0: > ** ... > -** vldrb.8 q[0-9]+, \[r0\], #26 > +** vldrb.8 q[0-7]+, \[r0\], #26 > ** ... > */ > uint8_t* post_load8_0 (uint8_t * a, uint8x16_t *v) > @@ -255,7 +255,7 @@ uint8_t* post_load8_0 (uint8_t * a, uint8x16_t *v) > /* > **post_load8_1: > ** ... > -** vldrb.s16 q[0-9]+, \[r0\], #-1 > +** vldrb.s16 q[0-7]+, \[r0\], #-1 > ** ... > */ > int8_t* post_load8_1 (int8_t * a, int16x8_t *v) > @@ -268,7 +268,7 @@ int8_t* post_load8_1 (int8_t * a, int16x8_t *v) > /* > **post_load8_2: > ** ... > -** vldrb.8 q[0-9]+, \[r0\], #26 > +** vldrb.8 q[0-7]+, \[r0\], #26 > ** ... > */ > uint8_t* post_load8_2 (uint8_t * a, uint8x16_t *v) > @@ -281,7 +281,7 @@ uint8_t* post_load8_2 (uint8_t * a, uint8x16_t *v) > /* > **post_load8_3: > ** ... > -** vldrb.s16 q[0-9]+, \[r0\], #-1 > +** vldrb.s16 q[0-7]+, \[r0\], #-1 > ** ... > */ > int8_t* post_load8_3 (int8_t * a, int16x8_t *v) > @@ -294,7 +294,7 @@ int8_t* post_load8_3 (int8_t * a, int16x8_t *v) > /* > **post_loadfp16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0\], #-24 > +** vldrh.16 q[0-7]+, \[r0\], #-24 > ** ... > */ > float16_t* post_loadfp16_0 (float16_t *a, float16x8_t *v) > @@ -307,7 +307,7 @@ float16_t* post_loadfp16_0 (float16_t *a, float16x8_t > *v) > /* > **post_load16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0\], #-126 > +** vldrh.16 q[0-7]+, \[r0\], #-126 > ** ... > */ > uint16_t* post_load16_0 (uint16_t * a, uint16x8_t *v) > @@ -320,7 +320,7 @@ uint16_t* post_load16_0 (uint16_t * a, uint16x8_t > *v) > /* > **post_load16_1: > ** ... > -** vldrh.u32 q[0-9]+, \[r0\], #16 > +** vldrh.u32 q[0-7]+, \[r0\], #16 > ** ... > */ > uint16_t* post_load16_1 (uint16_t * a, uint32x4_t *v) > @@ -333,7 +333,7 @@ uint16_t* post_load16_1 (uint16_t * a, uint32x4_t > *v) > /* > **post_loadfp32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0\], #4 > +** vldrw.32 q[0-7]+, \[r0\], #4 > ** ... > */ > float32_t* post_loadfp32_0 (float32_t *a, float32x4_t *v) > @@ -346,7 +346,7 @@ float32_t* post_loadfp32_0 (float32_t *a, float32x4_t > *v) > /* > **post_load32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0\], #-16 > +** vldrw.32 q[0-7]+, \[r0\], #-16 > ** ... > */ > int32_t* post_load32_0 (int32_t * a, int32x4_t *v) > diff --git a/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > b/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > index 632f5b44f0b..2fc62916657 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > +++ b/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > @@ -7,7 +7,7 @@ > /* > **off_store8_0: > ** ... > -** vstrb.8 q0, \[r0, #16\] > +** vstrb.8 q[0-7], \[r0, #16\] > ** ... > */ > uint8_t *off_store8_0 (uint8_t * a, uint8x16_t v) > @@ -19,7 +19,7 @@ uint8_t *off_store8_0 (uint8_t * a, uint8x16_t v) > /* > **off_store8_1: > ** ... > -** vstrb.16 q0, \[r0, #-1\] > +** vstrb.16 q[0-7], \[r0, #-1\] > ** ... > */ > int8_t *off_store8_1 (int8_t * a, int16x8_t v) > @@ -31,7 +31,7 @@ int8_t *off_store8_1 (int8_t * a, int16x8_t v) > /* > **off_store8_2: > ** ... > -** vstrb.32 q0, \[r0, #-127\] > +** vstrb.32 q[0-7], \[r0, #-127\] > ** ... > */ > uint8_t *off_store8_2 (uint8_t * a, uint32x4_t v) > @@ -43,7 +43,7 @@ uint8_t *off_store8_2 (uint8_t * a, uint32x4_t v) > /* > **off_store8_3: > ** ... > -** vstrb.8 q0, \[r0, #127\] > +** vstrb.8 q[0-7], \[r0, #127\] > ** ... > */ > int8_t *off_store8_3 (int8_t * a, int8x16_t v) > @@ -55,7 +55,7 @@ int8_t *off_store8_3 (int8_t * a, int8x16_t v) > /* > **not_off_store8_0: > ** ... > -** vstrb.8 q0, \[r[0-9]+\] > +** vstrb.8 q[0-7], \[r[0-7]+\] > ** ... > */ > uint8_t *not_off_store8_0 (uint8_t * a, uint8x16_t v) > @@ -67,7 +67,7 @@ uint8_t *not_off_store8_0 (uint8_t * a, uint8x16_t v) > /* > **off_storefp16_0: > ** ... > -** vstrh.16 q0, \[r0, #250\] > +** vstrh.16 q[0-7], \[r0, #250\] > ** ... > */ > float16_t *off_storefp16_0 (float16_t *a, float16x8_t v) > @@ -79,7 +79,7 @@ float16_t *off_storefp16_0 (float16_t *a, float16x8_t v= ) > /* > **off_store16_0: > ** ... > -** vstrh.16 q0, \[r0, #4\] > +** vstrh.16 q[0-7], \[r0, #4\] > ** ... > */ > int16_t *off_store16_0 (int16_t * a, int16x8_t v) > @@ -91,7 +91,7 @@ int16_t *off_store16_0 (int16_t * a, int16x8_t v) > /* > **off_store16_1: > ** ... > -** vstrh.32 q0, \[r0, #-254\] > +** vstrh.32 q[0-7], \[r0, #-254\] > ** ... > */ > int16_t *off_store16_1 (int16_t * a, int32x4_t v) > @@ -103,7 +103,7 @@ int16_t *off_store16_1 (int16_t * a, int32x4_t v) > /* > **not_off_store16_0: > ** ... > -** vstrh.16 q0, \[r[0-9]+\] > +** vstrh.16 q[0-7], \[r[0-7]+\] > ** ... > */ > uint8_t *not_off_store16_0 (uint8_t * a, uint16x8_t v) > @@ -115,7 +115,7 @@ uint8_t *not_off_store16_0 (uint8_t * a, uint16x8_t > v) > /* > **not_off_store16_1: > ** ... > -** vstrh.32 q0, \[r[0-9]+\] > +** vstrh.32 q[0-7], \[r[0-7]+\] > ** ... > */ > int16_t *not_off_store16_1 (int16_t * a, int32x4_t v) > @@ -127,7 +127,7 @@ int16_t *not_off_store16_1 (int16_t * a, int32x4_t v) > /* > **off_storefp32_0: > ** ... > -** vstrw.32 q0, \[r0, #-412\] > +** vstrw.32 q[0-7], \[r0, #-412\] > ** ... > */ > float32_t *off_storefp32_0 (float32_t *a, float32x4_t v) > @@ -139,7 +139,7 @@ float32_t *off_storefp32_0 (float32_t *a, float32x4_t > v) > /* > **off_store32_0: > ** ... > -** vstrw.32 q0, \[r0, #-4\] > +** vstrw.32 q[0-7], \[r0, #-4\] > ** ... > */ > int32_t *off_store32_0 (int32_t * a, int32x4_t v) > @@ -151,7 +151,7 @@ int32_t *off_store32_0 (int32_t * a, int32x4_t v) > /* > **off_store32_1: > ** ... > -** vstrw.32 q0, \[r0, #508\] > +** vstrw.32 q[0-7], \[r0, #508\] > ** ... > */ > uint32_t *off_store32_1 (uint32_t * a, uint32x4_t v) > @@ -163,7 +163,7 @@ uint32_t *off_store32_1 (uint32_t * a, uint32x4_t v) > /* > **pre_store8_0: > ** ... > -** vstrb.8 q[0-9]+, \[r0, #-16\]! > +** vstrb.8 q[0-7]+, \[r0, #-16\]! > ** ... > */ > uint8_t* pre_store8_0 (uint8_t * a, uint8x16_t v) > @@ -176,7 +176,7 @@ uint8_t* pre_store8_0 (uint8_t * a, uint8x16_t v) > /* > **pre_store8_1: > ** ... > -** vstrb.16 q[0-9]+, \[r0, #4\]! > +** vstrb.16 q[0-7]+, \[r0, #4\]! > ** ... > */ > int8_t* pre_store8_1 (int8_t * a, int16x8_t v) > @@ -189,7 +189,7 @@ int8_t* pre_store8_1 (int8_t * a, int16x8_t v) > /* > **pre_storefp16_0: > ** ... > -** vstrh.16 q0, \[r0, #8\]! > +** vstrh.16 q[0-7], \[r0, #8\]! > ** ... > */ > float16_t *pre_storefp16_0 (float16_t *a, float16x8_t v) > @@ -202,7 +202,7 @@ float16_t *pre_storefp16_0 (float16_t *a, float16x8_t > v) > /* > **pre_store16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0, #254\]! > +** vstrh.16 q[0-7]+, \[r0, #254\]! > ** ... > */ > uint16_t* pre_store16_0 (uint16_t * a, uint16x8_t v) > @@ -215,7 +215,7 @@ uint16_t* pre_store16_0 (uint16_t * a, uint16x8_t v) > /* > **pre_store16_1: > ** ... > -** vstrh.32 q[0-9]+, \[r0, #-52\]! > +** vstrh.32 q[0-7]+, \[r0, #-52\]! > ** ... > */ > int16_t* pre_store16_1 (int16_t * a, int32x4_t v) > @@ -228,7 +228,7 @@ int16_t* pre_store16_1 (int16_t * a, int32x4_t v) > /* > **pre_storefp32_0: > ** ... > -** vstrw.32 q0, \[r0, #-4\]! > +** vstrw.32 q[0-7], \[r0, #-4\]! > ** ... > */ > float32_t *pre_storefp32_0 (float32_t *a, float32x4_t v) > @@ -241,7 +241,7 @@ float32_t *pre_storefp32_0 (float32_t *a, float32x4_t > v) > /* > **pre_store32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0, #4\]! > +** vstrw.32 q[0-7]+, \[r0, #4\]! > ** ... > */ > int32_t* pre_store32_0 (int32_t * a, int32x4_t v) > @@ -255,7 +255,7 @@ int32_t* pre_store32_0 (int32_t * a, int32x4_t v) > /* > **post_store8_0: > ** ... > -** vstrb.8 q[0-9]+, \[r0\], #-26 > +** vstrb.8 q[0-7]+, \[r0\], #-26 > ** ... > */ > int8_t* post_store8_0 (int8_t * a, int8x16_t v) > @@ -268,7 +268,7 @@ int8_t* post_store8_0 (int8_t * a, int8x16_t v) > /* > **post_store8_1: > ** ... > -** vstrb.16 q[0-9]+, \[r0\], #1 > +** vstrb.16 q[0-7]+, \[r0\], #1 > ** ... > */ > uint8_t* post_store8_1 (uint8_t * a, uint16x8_t v) > @@ -281,7 +281,7 @@ uint8_t* post_store8_1 (uint8_t * a, uint16x8_t v) > /* > **post_store8_2: > ** ... > -** vstrb.8 q[0-9]+, \[r0\], #-26 > +** vstrb.8 q[0-7]+, \[r0\], #-26 > ** ... > */ > int8_t* post_store8_2 (int8_t * a, int8x16_t v) > @@ -294,7 +294,7 @@ int8_t* post_store8_2 (int8_t * a, int8x16_t v) > /* > **post_store8_3: > ** ... > -** vstrb.16 q[0-9]+, \[r0\], #7 > +** vstrb.16 q[0-7]+, \[r0\], #7 > ** ... > */ > uint8_t* post_store8_3 (uint8_t * a, uint16x8_t v) > @@ -307,7 +307,7 @@ uint8_t* post_store8_3 (uint8_t * a, uint16x8_t v) > /* > **post_storefp16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0\], #-16 > +** vstrh.16 q[0-7]+, \[r0\], #-16 > ** ... > */ > float16_t *post_storefp16_0 (float16_t *a, float16x8_t v) > @@ -320,7 +320,7 @@ float16_t *post_storefp16_0 (float16_t *a, > float16x8_t v) > /* > **post_store16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0\], #126 > +** vstrh.16 q[0-7]+, \[r0\], #126 > ** ... > */ > int16_t* post_store16_0 (int16_t * a, int16x8_t v) > @@ -333,7 +333,7 @@ int16_t* post_store16_0 (int16_t * a, int16x8_t v) > /* > **post_store16_1: > ** ... > -** vstrh.32 q[0-9]+, \[r0\], #-16 > +** vstrh.32 q[0-7]+, \[r0\], #-16 > ** ... > */ > uint16_t* post_store16_1 (uint16_t * a, uint32x4_t v) > @@ -346,7 +346,7 @@ uint16_t* post_store16_1 (uint16_t * a, uint32x4_t v) > /* > **post_storefp32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0\], #-16 > +** vstrw.32 q[0-7]+, \[r0\], #-16 > ** ... > */ > float32_t* post_storefp32_0 (float32_t * a, float32x4_t v) > @@ -359,7 +359,7 @@ float32_t* post_storefp32_0 (float32_t * a, > float32x4_t v) > /* > **post_store32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0\], #16 > +** vstrw.32 q[0-7]+, \[r0\], #16 > ** ... > */ > int32_t* post_store32_0 (int32_t * a, int32x4_t v) > -- > 2.34.1