From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-eopbgr60074.outbound.protection.outlook.com [40.107.6.74]) by sourceware.org (Postfix) with ESMTPS id 241393839D82 for ; Fri, 18 Nov 2022 16:44:25 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 241393839D82 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=4CAk4oXd3wqDowyi0tI+Gp1Gub+1JRaNp9qiBnS8ipA=; b=sQLlO0Z19oArq9TRw5cVa6k6Kg4tGEyvY8cIBuMMbdQKqD6ZG+ati6a+khjsQT0Ga1OQzOIsENpXfUNPOYqr2lB6CU1c8VBcO8Txg5y2U37WgjO4aC4eldY04EJvfH0VZ4G68/79ZdYg7wCvOjvuoEn7TVErLxTGNl6RCXSH9I0= Received: from AM6P193CA0037.EURP193.PROD.OUTLOOK.COM (2603:10a6:209:8e::14) by DU0PR08MB8731.eurprd08.prod.outlook.com (2603:10a6:10:401::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.8; Fri, 18 Nov 2022 16:44:21 +0000 Received: from AM7EUR03FT040.eop-EUR03.prod.protection.outlook.com (2603:10a6:209:8e:cafe::56) by AM6P193CA0037.outlook.office365.com (2603:10a6:209:8e::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.9 via Frontend Transport; Fri, 18 Nov 2022 16:44:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM7EUR03FT040.mail.protection.outlook.com (100.127.140.128) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Fri, 18 Nov 2022 16:44:21 +0000 Received: ("Tessian outbound 6c699027a257:v130"); Fri, 18 Nov 2022 16:44:21 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 45397227ee92352f X-CR-MTA-TID: 64aa7808 Received: from 269350835ec7.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 6D989C7A-4383-48AF-B7B7-9AD622880FF5.1; Fri, 18 Nov 2022 16:44:14 +0000 Received: from EUR05-AM6-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 269350835ec7.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 18 Nov 2022 16:44:14 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Pp8O+pK/taNH+X7E0yzoUA4t/FcvydOJpIKbHw5amA++eUYp7M41YZAWaoS80AZk8SdAOlyDUHP/BiusUT5tAOldt5LkGslPrE38yirih47hrZONbHhu3Jm772uojox/9nJZR0H3R49EYHqrc0sFEOVr/N32m2XPJdsHvXUm2qZfgh8vsU3rVqFiAyVflcoU9IPSNWdHfkkRNnbkUw6jQcbEWIdKHmtfMli79dAeJVqOC4zFtQouWJJSVIAZ2dlofw+wVdfKtsrOCzxEQ+AYhMv7xzax8Io4XCWUb+pZ8coQfwg5r+1h4Mlji0muqW9kBhuTkTzMPYDKgAKuNkLMmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=4CAk4oXd3wqDowyi0tI+Gp1Gub+1JRaNp9qiBnS8ipA=; b=V7j++BdOJkLenbUqN9B0YUfkQ3IjX2SqpS5SK7LRsHhZuP0YBz3DfdAw60Rca5rFQWGlHBMoOfkqw2tdooeOlyaUxjlJU8fuSH1ydNUvqtwoXVq0NaFGT8j1aHRvSJTP4ejqHuYJlHfJOgCkJy4MTn6bKQwGeO/K2a12Ad4zlCHT0NmovuG2FKYommZmzF6SNOYGh+1Q0i+cOVvRxEie94baBfL4R36Aw4jcnBDqwJVyGeXTI6R0n/3OodQ1+pWB6ujZaccGNOjt9oxDNnAYm16kee+Mf8SHHwBOx6coMq/aaqXtCTpRAv95xoM+daDpT7NcBzZvEnah2nxcfVn6pg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=4CAk4oXd3wqDowyi0tI+Gp1Gub+1JRaNp9qiBnS8ipA=; b=sQLlO0Z19oArq9TRw5cVa6k6Kg4tGEyvY8cIBuMMbdQKqD6ZG+ati6a+khjsQT0Ga1OQzOIsENpXfUNPOYqr2lB6CU1c8VBcO8Txg5y2U37WgjO4aC4eldY04EJvfH0VZ4G68/79ZdYg7wCvOjvuoEn7TVErLxTGNl6RCXSH9I0= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DB9PR08MB9803.eurprd08.prod.outlook.com (2603:10a6:10:460::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8; Fri, 18 Nov 2022 16:44:11 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292%7]) with mapi id 15.20.5857.008; Fri, 18 Nov 2022 16:44:11 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 11/35] arm: improve tests for vabdq* Thread-Topic: [PATCH 11/35] arm: improve tests for vabdq* Thread-Index: AQHY+qMN7km5VlEsMUG7ymIcBQEtZK5E5Kbg Date: Fri, 18 Nov 2022 16:44:11 +0000 Message-ID: References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-12-andrea.corallo@arm.com> In-Reply-To: <20221117163809.1009526-12-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DB9PR08MB9803:EE_|AM7EUR03FT040:EE_|DU0PR08MB8731:EE_ X-MS-Office365-Filtering-Correlation-Id: 63ba5c98-86a2-4176-9502-08dac98424d8 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: CwwBXa1tRC8KxA6fh4uW7z7PAX5inYOONBId6pn/Mp3U+nH2TrY3IQ/y0UzjVnZR1jthwvfDVfp10eqzTSV/dsDZ7sjiS4GVPe9PRTsf0cMcxnzIpwctPs99W1NQAjhzoynd+KQn7/bc1XqJiK5swUIKIyrZaHrOFILAcgAkdlHmJlY9v+1j5VrGSyTi3wBnfrKbYR0MpkjBJFPMwJmIaBSj3qz3/3CH1z9iIEZKtROI+lOiBMWYkyqhU1R3xjcMldZIc9Y4sxkKDmr2Fh9qUJsNtbK9CNeQHyNfqhTYIzaynzdVQlDg74oi9rmx7FhK06DU0a4kxBx2uLG6i41kU3ZSI5Q1MC42zt1jTXv9/rMwoco6z4iVGi95pBLpBLE6B3pAfjF/zzBchYCgjXmChvuxPQmHSAGv9ItHo00UKjVWA1gZXPKTLTiX7Lf/ho4fXllKtDri2+9uH06vQCSiynJa0KkPdi2lYN5s7LCvsUiPlcAMEtefU3930eE6NUYY78MoEei/FFu6hDKzuK0oLSvqsAeVSpXLoeN6w7Mc2fecvwGxdgLTBorj+pnQPAcGvoeal/i36wo0d+g4+WECr0rWG6/NNBxQYyikGrTMZ4mKcU63+4YNbaxbtLjo0UvJupcPJzazzv9m/PiIogEe2m8S5s2fMrCkq7Gxq5/uyuDH2aCsUnt8pivXmXoGE3TetqEXTILCZrbxTqq7/IXUOjZ3O0r0qyJNrgtYO4+7OgKNClC2SkxPWKoP6ei5maeh2C92qlAHNqUpfaceL+v4xA== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(136003)(346002)(396003)(366004)(376002)(39860400002)(451199015)(76116006)(8676002)(66946007)(66556008)(64756008)(66446008)(38100700002)(66476007)(186003)(30864003)(84970400001)(55016003)(83380400001)(4326008)(2906002)(41300700001)(5660300002)(122000001)(478600001)(52536014)(8936002)(26005)(71200400001)(86362001)(54906003)(110136005)(33656002)(38070700005)(316002)(53546011)(6506007)(9686003)(7696005)(559001)(579004);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB9803 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM7EUR03FT040.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 80ae0dab-c1ba-4efd-17a4-08dac9841ee1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: GnR2B8wF3cLjDNmfTb/1DbEyO8vcOS2zugENlfdMy590vyyIX9ATOc6t+lRNFf+eotLTf0wZpqKOBi3vWj39kryHJIh9zIeLZ8YKXxbVcqIRx39q72qCmIyaaYWl3/eDaLf2iUJP8rmz5RdAHYq/5KthcZzyjVPI7TLi5qz2srI0jIZzU6nHjZH7C3JrfOxOMeX2lSqBIpvcon9pg90GXa4hD8j3MyRuVi8qokVlivhTLke2EWdiexMKXl7LSs/fPnaDwya8JpXg90KoNAKgg2FPvyoP99L4QpIK9ildOzlKoQBhpBtKX0pX5hgjDzQTqnV/bC49uak2V33nFxiq26d2Hv8sAUQVnJ/L+FkbmYTTRBz42PwToWddBmXW3oAVnVs2qwCrgXH+KEqovwAqSL7ZEtGJ840LYC+VTp7fNlPonhFSATOyhXSnylYPEjumAq77cJ1gPBQu8osHXaPl1MByZT/8H+xj6dsE4vwV5Dy0duCD4ZpubwL/gF/0RD/lbGoM5gGbL8Vw1YoTm1YD62XlEnnjKJzG6PuCwrteyWbVQ/lna6bmWOxIO97EKTHzHS/oK5M5T5O2oUND8F7De5JxTEGdvGwQC9UtXc7wym0GKW3Fo8SSO1Dl9lF1u5bPhqgiy2UqQhFzU2C7YY9k+Q37LSO/w4WazYw6az1Q3VJfgulpfoJc/XnoGehWNkcq/WAsyqU1/yBT7SK6dHLopAwi+atMDO1Vtc0M9MIHCgJ5V8ofJvnfhQnDuCI0Zwv7M5F0FUl9wMJI0wJjMGiqnQ== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(136003)(346002)(396003)(376002)(451199015)(36840700001)(40470700004)(46966006)(40480700001)(81166007)(356005)(8936002)(55016003)(86362001)(40460700003)(110136005)(7696005)(478600001)(9686003)(33656002)(6506007)(26005)(53546011)(41300700001)(70206006)(30864003)(52536014)(5660300002)(4326008)(316002)(8676002)(54906003)(2906002)(82740400003)(36860700001)(82310400005)(70586007)(47076005)(336012)(186003)(83380400001)(84970400001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 18 Nov 2022 16:44:21.6761 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 63ba5c98-86a2-4176-9502-08dac98424d8 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM7EUR03FT040.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8731 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 11/35] arm: improve tests for vabdq* >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vabdq_f16.c: Improve test. > * gcc.target/arm/mve/intrinsics/vabdq_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_m_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vabdq_x_u8.c: Likewise. Ok. Thanks, Kyrill > --- > .../gcc.target/arm/mve/intrinsics/vabdq_f16.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_f32.c | 16 ++++++++++-- > .../arm/mve/intrinsics/vabdq_m_f16.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_f32.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_s16.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_s32.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_s8.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_u16.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_u32.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_m_u8.c | 26 ++++++++++++++++--- > .../gcc.target/arm/mve/intrinsics/vabdq_s16.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_s32.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_s8.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_u16.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_u32.c | 16 ++++++++++-- > .../gcc.target/arm/mve/intrinsics/vabdq_u8.c | 16 ++++++++++-- > .../arm/mve/intrinsics/vabdq_x_f16.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_f32.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_s16.c | 26 ++++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_s32.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_s8.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_u16.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_u32.c | 25 +++++++++++++++--- > .../arm/mve/intrinsics/vabdq_x_u8.c | 25 +++++++++++++++--- > 24 files changed, 464 insertions(+), 73 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c > index b55e826e4b6..f379b25c49e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16x8_t b) > { > return vabdq_f16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16x8_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.f16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c > index f1a95b14e03..3ba808e0b4d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_f32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32x4_t b) > { > return vabdq_f32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32x4_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.f32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c > index f92e671edec..903c6dfe861 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vabdq_m_f16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p= ) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c > index 5e30997c997..4ddf4ee5c61 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_f32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vabdq_m_f32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p= ) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c > index 35809895dea..c719a0b5e9c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vabdq_m_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c > index 77d97e1db63..048554144cd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vabdq_m_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c > index a0004d9f290..458b920b5cb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vabdq_m_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c > index c4dc9a469da..8e163edb153 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vabdq_m_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c > index 18a64d3a19d..619d4706dc5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vabdq_m_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c > index 494f39cb857..079478df08a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_m_u8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vabdq_m_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vabdq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c > index 73773ac9ebc..0dce4c482ac 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b) > { > return vabdq_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c > index 3c552a2969e..f5908fe81d8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b) > { > return vabdq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c > index f7de6f707ac..3f249e1a622 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b) > { > return vabdq_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c > index 90d1c873cca..16a4b930d2c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b) > { > return vabdq_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c > index 405dca51466..2b5ee12945c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b) > { > return vabdq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c > index 2b693c16520..50a4c162c9b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_u8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vabd.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b) > { > return vabdq_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vabd.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b) > { > return vabdq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vabd.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c > index 9d771a3325f..da142f4394b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f16.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vabdq_x_f16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c > index 498851348d5..1ff1bef258f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_f32.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vabdq_x_f32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c > index 1fa77cc5cae..6733e2bcc14 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vabdq_x_s16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c > index 24a62702482..8d7631b9ac6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s32.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vabdq_x_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c > index f96c2dfd147..90784c1d389 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_s8.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vabdq_x_s8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c > index 820b8416330..f376374564a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u16.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vabdq_x_u16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c > index 2d81930348a..d9467a1ccd7 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u32.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vabdq_x_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c > index 7f956850b52..1ea3713d12b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vabdq_x_u8.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vabdq_x_u8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vabdt.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vabdt.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vabdq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1