From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on2048.outbound.protection.outlook.com [40.107.8.48]) by sourceware.org (Postfix) with ESMTPS id 574873854803 for ; Fri, 20 Jan 2023 18:10:36 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 574873854803 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WN9so6oLRk/O1X9Zjnl+q6EvmEwInzaKJtvXTVgfUQ0=; b=RhzsryTa9Si3DVFhpZftHUHQ4vhA8SbS8LFR6GuO02Y7gg7HMTbfFtJ38F7wCEPhmyyPUgd9TUdlQI0HriHGuGTc4dEdhE6jSNDjHQxp90GyTFDN3KwfdHmeJEsI5YMg108Z0nZj9ktzXvj3VM7LsYSUiABwC0ySZpv9uur3BBg= Received: from AS8PR04CA0017.eurprd04.prod.outlook.com (2603:10a6:20b:310::22) by AS8PR08MB9867.eurprd08.prod.outlook.com (2603:10a6:20b:5ab::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.12; Fri, 20 Jan 2023 18:10:32 +0000 Received: from AM7EUR03FT008.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:310:cafe::44) by AS8PR04CA0017.outlook.office365.com (2603:10a6:20b:310::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27 via Frontend Transport; Fri, 20 Jan 2023 18:10:32 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM7EUR03FT008.mail.protection.outlook.com (100.127.141.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6023.16 via Frontend Transport; Fri, 20 Jan 2023 18:10:32 +0000 Received: ("Tessian outbound baf1b7a96f25:v132"); Fri, 20 Jan 2023 18:10:32 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 23fb146aaf9fc99d X-CR-MTA-TID: 64aa7808 Received: from 4efeb1bdaf77.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 776F2C4E-3BD4-41E8-8564-FD076E6B2618.1; Fri, 20 Jan 2023 18:10:21 +0000 Received: from EUR01-DB5-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 4efeb1bdaf77.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 20 Jan 2023 18:10:21 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=MKHM2wdF/CTLiW25ezaXJL/8CPZERJpEt+KWq92+llWHxLF27B+zO0UDq5t2uboprddUUmzgla/2fJtH7+Zylw3+b5qhulX83NmdTQZJYj0sRICtA5hi+/3XAY0DY9LyuZhYGgcV0RistVwXR7cKGJzqoEINDpdfhFp2273EmqhAh8OaZpGyPr4UX9mKQrpiVOLr9zUHlEIKUn+K5zaOVAP2cUmID7CWWF1Od3CwbNWnJOaswJ/WMoKGtEX0mfFWFK8jhCjRY/YLfwlb9F1moq3k90xf1b00F6JMEQ3Pg+Sd4Uw0l7PM598QOZCp69wv4Sjm3Ed4G9hyETtLxC84fQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=WN9so6oLRk/O1X9Zjnl+q6EvmEwInzaKJtvXTVgfUQ0=; b=e98sEqHsz8CwFK1ByftET4BLHpvf6RCkd2/bdyfX/D/VUjEsTtFO6+N7OdJtPE/kqgXlIMDpSRWJ/FSSsp0ZiT4hhA2ghbnq8vRsUcL8YPBMqMsV5V7s/vcNxEgwyObhwBtj0B2KItZBwBf2blaTvjMEW+NaifBBf9ATlwHpRJE+4VbUN7TTx36WLGCyzjOCLsxEjnC47gKZvZenCLmein4QWsmpcoClXqa2vH/evF63XH40E3OqfSCsYN9hDlB7pp1YJjMvJL4afBzkbqQqllo3CrCX3TWnHplI9Kg26LyDAThGqFLIj4FzJCB1NX59G8FGbWIWq7BTnvq/Q2k83g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=WN9so6oLRk/O1X9Zjnl+q6EvmEwInzaKJtvXTVgfUQ0=; b=RhzsryTa9Si3DVFhpZftHUHQ4vhA8SbS8LFR6GuO02Y7gg7HMTbfFtJ38F7wCEPhmyyPUgd9TUdlQI0HriHGuGTc4dEdhE6jSNDjHQxp90GyTFDN3KwfdHmeJEsI5YMg108Z0nZj9ktzXvj3VM7LsYSUiABwC0ySZpv9uur3BBg= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by VI1PR08MB5517.eurprd08.prod.outlook.com (2603:10a6:803:139::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27; Fri, 20 Jan 2023 18:10:18 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046%2]) with mapi id 15.20.6002.024; Fri, 20 Jan 2023 18:10:18 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 23/23] arm: fix missing extern "C" in MVE tests Thread-Topic: [PATCH 23/23] arm: fix missing extern "C" in MVE tests Thread-Index: AQHZLO4Foy8kS1Vl1kGlQrj1JlZ2+q6nmwCA Date: Fri, 20 Jan 2023 18:10:18 +0000 Message-ID: References: <20230120163948.752531-1-andrea.corallo@arm.com> <20230120163948.752531-24-andrea.corallo@arm.com> In-Reply-To: <20230120163948.752531-24-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|VI1PR08MB5517:EE_|AM7EUR03FT008:EE_|AS8PR08MB9867:EE_ X-MS-Office365-Filtering-Correlation-Id: f24d5da9-a047-4315-78fe-08dafb119ede x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: 7lP5JDc+tlgrrnbUZrE+lhzMsIfN5s99LNPshVoM4B8+QpOwvSfNLjJvmBeXMEFW5N0tUnZqkCFXK6fMezm8WTl2ne6zWBHtouB8Ze29hicA6f3FK/RffYq8hlY8ER+BgfS9sL858Al/g6hVIB07b01G3UvRUvM1JJZlrM2133QLlC4ijritz519ksB7hOqNSU8dRlyx25uXwij1k4jl90WTN6R66/1ZFyKH2QDuzVt37LN5ZbzbTdzZ5sHg1g6CS7glet0RERquT8H7LDna3H1yLZsC/Pm33x+IigXqdbAcale8H0EwE+Ei682lFC/FthW/Kgm+zWf0saGxCoTRrKj0S5YTmlewTcnnrOCh3XbsK7lyEwUcYNGT1GPsErUS14vGymfCOsGBzcNrwi4fUov3467oyEXSsA+jUagLjmR1nWlF38+fXxQ4bY2rjsOmN7sWdGn2XDYZt8IMEFe6O8eaI/oZCvdQ+oP5gqt5WTg01z7Y3JoWKq49s9GTsSXZb89uRYdqyb+zWHLOQ3x6hCI+5o5VIQJvr8q8/LxQtCuqXyi/vi//RZtqlDudG+5HqtkUbSlfkbuccK7E1S0X+feRU1ww9Zq5D3ufBDrWe7tpzUUP93TDNQJHyUXfvQN7zaipPkpoW7Z5kZZ5oy42dTH0ldUZGgodRLIwAm04w41RDnkhTohP5cRL1NSPr2dsFEbXGU4KMpenf4Pixi+JQvOuosjtq6tnLY+DaMgWGOdZZkCS+3u0ZxBzZAMt/xgfmdL+GoDjjaLdrHJju5gx2g== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(396003)(136003)(376002)(39860400002)(366004)(346002)(451199015)(38070700005)(316002)(86362001)(8676002)(33656002)(54906003)(110136005)(83380400001)(122000001)(6506007)(71200400001)(7696005)(9686003)(8936002)(26005)(53546011)(186003)(38100700002)(30864003)(478600001)(5660300002)(2906002)(55016003)(66556008)(4326008)(66476007)(66446008)(64756008)(66946007)(76116006)(41300700001)(52536014)(84970400001)(579004)(559001);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB5517 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM7EUR03FT008.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: df4f8c50-1a97-4329-10fb-08dafb119699 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: iL/9ZUhMrhfjJONPpUacL3md8HlQ5jeKdYWta0odsgKXWR0BVY8+S2E8tho5b8qXWySQu3i+1c5RYz/jIxp7AVWZ8pRfKP8AaSbF4E54IMJvWviGq2ukGZ2gblVdde/Fq7/uoHPpfTUxMdEjW7DN7ma6cCdlv1QcEDJeDT2T/Eqh+KQeUXGMshWE+CvjQ6UqTXqVw4en7BtPVO8wnX8BKsFNYty3wv/QOg11tpUAjg5ipnto1ZOT/7JBl8fnSv+o48AxO0ylExkR4cjaWUH5dKPk5kOmufbsSsoqMAvzbN2e9OOAFkP2K+rPTGqJk3ipn0JzYogYG+1EIax2+pqfUYDulLKQC3PHfyTA/r+2Oz/ZRU5y4Y1metnUcUIID9xPCdjZROo5GI3i82rRg6/5v9gDjUEIQx+SnzqzmFlNfMbkmSzuvep60tKnAD10Frl4vrIcclMSOiGmnF+jyeFsE1ZSmYMcdR5nBE0oZ+gK6S1iCbksPjDCInQAmpwVS+b7UHPFxYlrILQc3TpGeWohgXwXqaQQl/wqNmW1GLHwKnUZBg+IgNUZxsSnaihWUGYeEgkcVTAwqe1FbomR0anPU1aUljIS/5OA7bYbadk+KfkHXbv876jygZro+9DpZorzUi+oi41GEuE2KKEPpHiwlDiPaUu+3CC0v4qFciz4l/f2AHkDKqWwrAp4+ZWQa0AiV9glBjuRuv3PxwZYaFlnoJlW0lYVR/RHjXeHHOoTWjJWQL1KR668c2BvDLClIciqg22AzwDlnSkwyWe+MzHdKA== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(346002)(376002)(396003)(136003)(39860400002)(451199015)(40470700004)(36840700001)(46966006)(53546011)(84970400001)(8936002)(70586007)(5660300002)(83380400001)(52536014)(41300700001)(8676002)(30864003)(86362001)(186003)(4326008)(70206006)(40460700003)(33656002)(478600001)(26005)(54906003)(356005)(2906002)(110136005)(316002)(7696005)(9686003)(55016003)(82310400005)(40480700001)(336012)(47076005)(6506007)(81166007)(36860700001)(82740400003)(559001)(579004);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jan 2023 18:10:32.3961 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f24d5da9-a047-4315-78fe-08dafb119ede X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM7EUR03FT008.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB9867 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Friday, January 20, 2023 4:40 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 23/23] arm: fix missing extern "C" in MVE tests >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c: Add missing extern > "C". > * gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqaddq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c: Likewise. > * gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c: Likewise. Ok. Thanks, Kyrill > --- > .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c | 8 ++++++++ > gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c | 8 ++++++++ > .../gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c | 8 ++++++++ > 85 files changed, 680 insertions(+) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c > index 20a999da1d2..31f78b30ed8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c > index 986cb8d3ba5..77c0521161c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c > index 57a4b36f5fe..1cf93d50379 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c > index abed33b0e37..98d80e42da9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint16x8_t a) > return vhaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c > index 5e5204fb3a7..9b7e611c0e5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint32x4_t a) > return vhaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c > index b35221ef81b..4d82970e7ec 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint8x16_t a) > return vhaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c > index 310964f3440..2788eb2f8ff 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16x8_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c > index d8222645c21..67872a77076 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32x4_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c > index 85b2feee346..1ec890591ad 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8x16_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c > index 2da0aa053e5..bc84618b036 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint16x8_t a, uint16x8_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c > index 49b865a123b..6abdfce981f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint32x4_t a, uint32x4_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c > index 5ecd3cbf6ec..0c68c68206b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint8x16_t a, uint8x16_t b) > return vhaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c > index a4e277d4e1f..d5bff94a46e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int16x8_t a, int16_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c > index c79b88d6ced..af3e219b3f2 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32x4_t a, int32_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c > index 61893536231..a4551e207c2 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int8x16_t a, int8_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c > index 146d226f36f..71facc46ad9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint16x8_t a, mve_pred16_t p) > return vhaddq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c > index b70014fb6a5..d45421c76d7 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint32x4_t a, mve_pred16_t p) > return vhaddq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c > index 03978dfa28a..5f16fbd9121 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint8x16_t a, mve_pred16_t p) > return vhaddq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c > index c3c787583dd..4e332733459 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int16x8_t a, int16x8_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c > index a1ab196d3d2..5cdfd3921a5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32x4_t a, int32x4_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c > index 061ae89315e..7a2ed232f29 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int8x16_t a, int8x16_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c > index 0ee88520f8f..e24ff1668db 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c > index 0a0e512c5fc..e9f13956b96 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c > index c495641c532..cba0a302e2a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > return vhaddq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c > index af4f534d7ff..4d1bab9641e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c > index 941d38074a4..8effffaf377 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c > index 9ceb4ef3c6f..f55cd8f5528 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c > index 037ed2c637d..73575a401c5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint16x8_t a) > return vhsubq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c > index f51eb10ecbf..f152ef10a9d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint32x4_t a) > return vhsubq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c > index 24dd45db152..0a58b1ed355 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint8x16_t a) > return vhsubq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c > index 0f275d48753..ec8d9aaed0d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16x8_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c > index 21aeb9d2a59..e98635a8c11 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32x4_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c > index b3ee94341b5..3107bb55844 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8x16_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c > index 690ef2de5ba..783309fdbed 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint16x8_t a, uint16x8_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c > index cfe12573fa0..99bc278d16f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint32x4_t a, uint32x4_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c > index 1926bc34219..ae186512b78 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint8x16_t a, uint8x16_t b) > return vhsubq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c > index fcda4c541a6..260ba9ee509 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int16x8_t a, int16_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c > index 55637221f21..be5cc04c2b4 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32x4_t a, int32_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c > index ecfe188f3fa..b0c28be7872 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int8x16_t a, int8_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c > index bf3d6c38b85..f31bb3fa632 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint16x8_t a, mve_pred16_t p) > return vhsubq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c > index 4ae75b09950..a35346d9b2e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint32x4_t a, mve_pred16_t p) > return vhsubq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c > index edfa4216a31..25c85449081 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -54,4 +58,8 @@ foo2 (uint8x16_t a, mve_pred16_t p) > return vhsubq_x (a, 1, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c > index bd2771b0978..dc3433cb81a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int16x8_t a, int16x8_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c > index 0ea40df3d9e..a1e1faeacb5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32x4_t a, int32x4_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c > index 90ee94defb0..bbfce818be4 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int8x16_t a, int8x16_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c > index d700741169a..86fc9d7cf33 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c > index f43c9626829..53274267515 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c > index a0908ba786b..04d89c6c6bd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > return vhsubq_x (a, b, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > index f201d5fa047..5925d9e968e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32_t add, int16x8_t m1, int16x8_t m2, > mve_pred16_t p) > return vmladavaxq_p (add, m1, m2, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > index c90647a5064..87d66e654f7 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32_t add, int32x4_t m1, int32x4_t m2, > mve_pred16_t p) > return vmladavaxq_p (add, m1, m2, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > index 57af7bc1c78..803a5becc86 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32_t add, int8x16_t m1, int8x16_t m2, > mve_pred16_t p) > return vmladavaxq_p (add, m1, m2, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > index 684580d1c36..6a81b4acfcb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32_t add, int16x8_t m1, int16x8_t m2) > return vmladavaxq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > index 5d152647b55..b63ca43abba 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32_t add, int32x4_t m1, int32x4_t m2) > return vmladavaxq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > index 71bcdc9b55e..2430858aa51 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32_t add, int8x16_t m1, int8x16_t m2) > return vmladavaxq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > index 0fac7abeac0..17b28cfd956 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > index d750b1f2c14..e6bb4e0b51d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > index 5fc796edf75..f39451f6bc0 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > index decad65c188..a87163c0446 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint16x8_t a) > return vqaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > index b0a6d79093e..a6aa9b5dddc 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint32x4_t a) > return vqaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > index f9ca9a1f042..4bd47319f5e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint8x16_t a) > return vqaddq (a, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > index ffa31463372..97e2a6039eb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t a, int16x8_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > index c5937a967ff..db9355d56dd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t a, int32x4_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > index 9f937512811..2804d668da8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t a, int8x16_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > index aa4be43f244..17e59961c87 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint16x8_t a, uint16x8_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > index daef60eb5ca..ce3a397acd6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint32x4_t a, uint32x4_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > index e28807ec708..faa881f67f6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqaddq_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (uint8x16_t a, uint8x16_t b) > return vqaddq (a, b); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > index 210bacec2fb..909631c549d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t add, int16x8_t m1, int16_t m2) > return vqdmlahq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > index dbb2494b216..fb670befeff 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t add, int32x4_t m1, int32_t m2) > return vqdmlahq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > index a7962f82d38..f66740bee0b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t add, int8x16_t m1, int8_t m2) > return vqdmlahq (add, m1, m2); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > index 34d407f0142..918de9572e8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int16x8_t m1, int16x8_t m2, int16_t add, > mve_pred16_t p) > return vqdmlashq_m (m1, m2, add, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > index 50a665ea7e5..b25b66057bd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int32x4_t m1, int32x4_t m2, int32_t add, > mve_pred16_t p) > return vqdmlashq_m (m1, m2, add, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > index 45f34b60382..b796f205e5d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -38,4 +42,8 @@ foo1 (int8x16_t m1, int8x16_t m2, int8_t add, > mve_pred16_t p) > return vqdmlashq_m (m1, m2, add, p); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > index a3f1ae8d6b8..9a2549464c5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16x8_t m1, int16x8_t m2, int16_t add) > return vqdmlashq (m1, m2, add); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > index cf867e56874..36fc7b066a1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32x4_t m1, int32x4_t m2, int32_t add) > return vqdmlashq (m1, m2, add); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > index 7e9362cab60..1e7cd44d4f5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8x16_t m1, int8x16_t m2, int8_t add) > return vqdmlashq (m1, m2, add); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c > index 6b148a4b03d..5b1731f7332 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (float16x8_t b) > return vsetq_lane (1.1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c > index e4e7f892e97..34b403d0601 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (float32x4_t b) > return vsetq_lane (1.1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c > index 950cd016b76..458fd5e6f26 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int16_t a, int16x8_t b) > return vsetq_lane (a, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c > index 6b49ccd91e4..44672f6c264 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int32_t a, int32x4_t b) > return vsetq_lane (a, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c > index 95ba4da1f51..62e8ee50929 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int64_t a, int64x2_t b) > return vsetq_lane (a, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c > index 91a5baee55f..3a79ab1759b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -30,4 +34,8 @@ foo1 (int8_t a, int8x16_t b) > return vsetq_lane (a, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c > index 53986a5c1b1..8a42773e01f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint16x8_t b) > return vsetq_lane (1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c > index 3f17db9623a..43778e6103d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint32x4_t b) > return vsetq_lane (1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c > index 5ce4c544c25..c75bfa448f0 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint64x2_t b) > return vsetq_lane (1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c > index 58e932b85e8..5fb20161259 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c > @@ -5,6 +5,10 @@ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > /* > **foo: > ** ... > @@ -42,4 +46,8 @@ foo2 (uint8x16_t b) > return vsetq_lane (1, b, 1); > } >=20 > +#ifdef __cplusplus > +} > +#endif > + > /* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1