From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-eopbgr80071.outbound.protection.outlook.com [40.107.8.71]) by sourceware.org (Postfix) with ESMTPS id E489C385E02C for ; Fri, 30 Sep 2022 12:03:00 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org E489C385E02C Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=exp6//MWTRBHmsGoxM9pBjma8/qBcc5Vbrv3k9EP8eXBjBSwsHUHJReocS5GWAi2jk+k5DWYV14KUAAk5RlBCoGvEgQMKHmkMjv2iFDbIFpCQVvfWYg715E4Ex9acIQnAXpiB8bgByda78zfeYGG3XL8GAZfdtXgKdMJaqHj78dv0KVukPv+mnT/FeB0sumfHdm1s+4udiPDuvlrzJFlmUceZ4lcaTlAQWHPzAWglq7Khn6JdcfAAhHc9/1uBPdB7eOITRsOFrqPgcx+Cjlf78rHbnVtO6pKKm1GiuB13tZpgG0+CweLsvCW9XXhmSgHnI/K320v2qVRNy+5oRKWMw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QOxYaNVuwJyoy1+XzPyHwM6TF7A2EY3dAmyc7uTjFqQ=; b=QDNL6SQ0fG7MjbZNIBysGjLpr7o/JT550e/d1WSn4AkiBYFEIkyiKjKiu0XJ/oXneFQppSq//9VCXWT+USF1wP8OHQYOtbUo3/iYJyh5n0BgULyaU79xQbMiDD05bnN2TDOHHDVKk/VSkAd6FmvwqvJob8qW52kPdE2W1R3SDvXwTuTd1AVd2KcnVVvG9wD3RKWxeA5jcOOjsIkBxPeyDo7JkOjCz4ebswrTToXsuYGlobyh4VPlLELPdp75fA6UiWXTBk2Qy4gwaiU3qRxhu4vOdswNe2T5BMCdMgm1S7BgcUHfvXw7f1KFHpuZYs/XshjeHlPn0bY06XkBLjuwCw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QOxYaNVuwJyoy1+XzPyHwM6TF7A2EY3dAmyc7uTjFqQ=; b=PQE2PsoNsxYD6ECO8PQglk31jxNADe85NVa8856M/5gdkPgrdNm8BcpK57eDsnueqWysRY9cBvZFMrCgDbSNbNaNBDzHVvBA8aE1PKqmmZ+cjaaSStegSGjbUooAUIw9gxomPvgE0TDB55vj7QelOdn5bYBfTJFnl2r9pU+07Ag= Received: from AS9PR06CA0008.eurprd06.prod.outlook.com (2603:10a6:20b:462::22) by VI1PR08MB5437.eurprd08.prod.outlook.com (2603:10a6:803:13d::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.23; Fri, 30 Sep 2022 12:02:56 +0000 Received: from AM7EUR03FT065.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:462:cafe::15) by AS9PR06CA0008.outlook.office365.com (2603:10a6:20b:462::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.20 via Frontend Transport; Fri, 30 Sep 2022 12:02:56 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM7EUR03FT065.mail.protection.outlook.com (100.127.140.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.17 via Frontend Transport; Fri, 30 Sep 2022 12:02:54 +0000 Received: ("Tessian outbound 937eed45f6ed:v128"); Fri, 30 Sep 2022 12:02:54 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 6fb40be2da5a150d X-CR-MTA-TID: 64aa7808 Received: from 2da6a7535f30.3 by 64aa7808-outbound-1.mta.getcheckrecipient.com id D52B6C47-71B1-444C-96FF-E5CA6973366C.1; Fri, 30 Sep 2022 12:02:48 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 2da6a7535f30.3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 30 Sep 2022 12:02:48 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Mc19fE8F9HydduWD9SSWH1gqEgA2oEQdLq0n/m9iHRg5ib9bjPBAeZURsVWO8qCDBmMAzVHYOo0MgAhHDSg2v7kgIeH3uyflxKimFXaYqd9QBrcNMYWBlwd5Kl4WhXAPU9VXXTQSHFBJEjo8eILKD0qo+414/P+g9vt9RGMuYZFWwNKi0fcfZd2mfBd59yHLE0dxmy7lqE91NsZJA/QATHBZOSaWFpo3t6Q1ZKvfRyrx9y0pWKzofQgvuL3tzeenhCVwlxEOsXSr92Au3N1Py+oFg97N/iyv50foz291/pv1LEVhmyGEM1SHg3GJnU/ONgVsCrspkkPRvs3lUutdVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QOxYaNVuwJyoy1+XzPyHwM6TF7A2EY3dAmyc7uTjFqQ=; b=VCu23+10OVQAydyzU14kQRgCyq1H7AGOuithlzYYlrKR2CiPiqRR33vvqWuTs4GQsIKNGke6aXP+Mqw3HCw8zjX06s3X+cDmMvVj6gwHogdCtvVgwNFXd+NsEEn6Tj/QxozlRfaiYcF8pyPr2N6wPivS+OfWRlwEIKmNclhOvr4CM/hJJVtBBDc5r85ENalRpu42aaJLNq9p6fU6D76ItfLPjJQw3CZmvK2Qy34SDk03RUllWqSyCJ4FhZGiGYsB/2003hSMd8b3HUjSJWIqD+fOVJ2pwpYwAtSEEImJuUyQk8+TSxiwCoIZJcHMFWwWETBTMHk/HG+gvy8szwWmeA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=QOxYaNVuwJyoy1+XzPyHwM6TF7A2EY3dAmyc7uTjFqQ=; b=PQE2PsoNsxYD6ECO8PQglk31jxNADe85NVa8856M/5gdkPgrdNm8BcpK57eDsnueqWysRY9cBvZFMrCgDbSNbNaNBDzHVvBA8aE1PKqmmZ+cjaaSStegSGjbUooAUIw9gxomPvgE0TDB55vj7QelOdn5bYBfTJFnl2r9pU+07Ag= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DB9PR08MB9514.eurprd08.prod.outlook.com (2603:10a6:10:452::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5676.19; Fri, 30 Sep 2022 12:02:45 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::f0a0:ab7d:81bb:aff8]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::f0a0:ab7d:81bb:aff8%9]) with mapi id 15.20.5676.019; Fri, 30 Sep 2022 12:02:45 +0000 From: Kyrylo Tkachov To: Christophe Lyon , "gcc-patches@gcc.gnu.org" CC: Andre Simoes Dias Vieira , Christophe Lyon Subject: RE: [PATCH v2] testsuite: [arm] Relax expected register names in MVE tests Thread-Topic: [PATCH v2] testsuite: [arm] Relax expected register names in MVE tests Thread-Index: AQHY1L6q4RVUN0QYJEqqjHe/iR3m7K33342w Date: Fri, 30 Sep 2022 12:02:45 +0000 Message-ID: References: <20220930111938.354664-1-christophe.lyon@arm.com> In-Reply-To: <20220930111938.354664-1-christophe.lyon@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DB9PR08MB9514:EE_|AM7EUR03FT065:EE_|VI1PR08MB5437:EE_ X-MS-Office365-Filtering-Correlation-Id: a4412654-d767-4093-74db-08daa2dbb556 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: /WUdaCpnFrspZrusdk1rWtLpOIMn2vX7e+BZRk/ROIvKWfK4tZYBTZW9VMLGcbBSCKsrUbeATF65EVtspEV2h3lgxQkqh2JPATHtlIR5+SRrn4SFoyOCHTeXThgPU1BYukyh9ja2Q+OVGVXwIldC14s8Km9drCUvFnGsnSQEe62GHqNjL9QSYCg5FXZEKbDRLSV781VAOC115MNXXonxrH3Mb70hbqR1o7wsPvd67zCH0CQU9rmD9OEcuY5vPVi5R1SW7thVK7VUQbmrsdoy4oZHPOMUHxwewPWSIea6JFBcCufYVKRApavPsfuC6GtCN7VPVqZzQKtLIWMnPMkFv/c7q0YOs2hcJk2FGpGrimMlMQ+R3s549fdudwlQoUij6YotaRNEpNS9bKnKs+Bhzm+EnIi3tDIoaT2v7R3uR4IIw6nd/nyek8zegcw8QZT+PV+lLNEP0KW8IVnoCMbosV9ZXJyiSRjr7LvB3KS4Wp3BZLoTLcUf+jS7HuhVayEiST/w5zAHKH8et8T4IYxcxzbb7tM4Q3kBXHvW8ed2e+hC1D3TNy217G9x9k5O5EjqhTW3n32xwnj6FCbXvsA16qBXzwBogn/YwpzGE/30GQgDHdWlWBBWzO+3ezdUGa762Nh01pSHfDQy+Hh5rP9kEhcqqwcA4hq6pVchtFPmU98JRwiTtNuPdqUNWdLyHSYu+3rMZdBU35oTuDrQBsQuIoGvq909qoTeks35wVlu06upnlpGi7wX0QTDuMju6EPygjDEQdldGDKQcvQW2o48R2AYnu3PgMqWDeEfT78HhDKNWH9ZQk7N+dFenwAJipbF2LKeBfBlHwTFp0Sg4/joTA== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(136003)(376002)(39860400002)(396003)(346002)(366004)(451199015)(110136005)(54906003)(33656002)(86362001)(84970400001)(38070700005)(186003)(122000001)(83380400001)(5660300002)(30864003)(38100700002)(26005)(478600001)(8676002)(53546011)(9686003)(66946007)(66556008)(66476007)(66446008)(64756008)(76116006)(316002)(6506007)(71200400001)(7696005)(8936002)(2906002)(41300700001)(55016003)(52536014)(4326008);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB9514 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM7EUR03FT065.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 2c4856f9-e97b-4c17-7d8b-08daa2dbafad X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: PLkhUus6JfhWQ3ySVCbyHQ17safWPyoxxMvycFFAr0UcAnZLqL8ipHyiBJwCrpUJ1daewZ9/iI+M52c/PE1E++mZAPekhwVMxuf6M+4e1dnqjZ7YbY6kCsyCNR5r+di/2MDVl3bqRNjZmy2rpzO8plNpL4aHrQus4yHkjBlO2gchF14LS3vunr9Md3tLjRQEjmOCJVKE0mn9stXzg3bYq+smdnmRuPldulqxupH6RlAxiDnR4z9O6Ke3NlgGFhDNN7P5xGqRaLpzg0PQancS8Q3xXdUb1I/RaaQaLItqEh4jyyUFFqQhLcOotArjIRsA0C2nt2qcRaHviEaY/t6rBxcaUxld5MnalMKGqH+y+iEAPmL/nk7e/oQ9oEGfPPN6yDE25GQk8xBVwwuJTJiSEGhicNa63iir02YsesUG/xr+pNrUh0gdr/K9i2ayyXjMXka3e3irGEvnzWHuMVVUH5gtdPQqqsiG1kGhUIfeQdbvWJ52Y5IyocvL5xRYw9VwrFiubZx1m+0lTDHK86Wrtax9QRHFBTk3IjrBlzYGIbq47O3dkibCZRjk5mIKM5iI306tjq0q4dDemoGLGl9EFZhpO1IN4nBNMeSBN1rml7VbrkxuGVQlwNF7UHZ2oz6vunjPuPtVJujP3NOscW2Kzu5xLk+7de3CBQHHKxvAbH5v9k1LCoYWgQy80qMk9/ve3Z1EYOSQIiBw31lChpNNfa04Pu2TTIRZqdVwwKnIoELENA7417CVHqMT058YWyZgl/d0EzS4VlRWNnDerZnCtmNU7kw8oh0Ut0jO8HNhJq9pU6miiPHMRCRKTJwz2c917pv+UcNoqbc/NV22FQK8iw== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(346002)(396003)(376002)(136003)(39850400004)(451199015)(36840700001)(40470700004)(46966006)(8936002)(82310400005)(40480700001)(30864003)(40460700003)(82740400003)(84970400001)(5660300002)(52536014)(26005)(55016003)(7696005)(9686003)(6506007)(2906002)(53546011)(186003)(336012)(83380400001)(36860700001)(47076005)(33656002)(478600001)(54906003)(41300700001)(81166007)(316002)(356005)(110136005)(86362001)(70206006)(70586007)(4326008)(8676002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 30 Sep 2022 12:02:54.9601 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a4412654-d767-4093-74db-08daa2dbb556 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM7EUR03FT065.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR08MB5437 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Christophe Lyon > Sent: Friday, September 30, 2022 12:20 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Andre Simoes Dias Vieira > ; Christophe Lyon > > Subject: [PATCH v2] testsuite: [arm] Relax expected register names in MVE > tests >=20 > These two tests have hardcoded q0 as destination/source of load/store > instructions, but this register is actually used only under > -mfloat-abi=3Dhard. When using -mfloat-abi=3Dsoftfp, other registers > (eg. q3) can be used to transfer function arguments from core > registers to MVE registers, making the expected regexp fail. >=20 > This small patch replaces q0 with q[0-7] to accept any 'q' register. > In several places where we had q[0-9]+, replace it with q[0-7] as MVE > only has q0-q7 registers. >=20 > OK for trunk? Ok. Thanks, Kyrill >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/mve_load_memory_modes.c: Update > expected > registers. > * gcc.target/arm/mve/mve_store_memory_modes.c: Likewise. > --- > .../arm/mve/mve_load_memory_modes.c | 58 +++++++++---------- > .../arm/mve/mve_store_memory_modes.c | 58 +++++++++---------- > 2 files changed, 58 insertions(+), 58 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > b/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > index e35eb1108aa..816980d1203 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > +++ b/gcc/testsuite/gcc.target/arm/mve/mve_load_memory_modes.c > @@ -7,7 +7,7 @@ > /* > **off_load8_0: > ** ... > -** vldrb.8 q0, \[r0, #16\] > +** vldrb.8 q[0-7], \[r0, #16\] > ** ... > */ > int8x16_t off_load8_0 (int8_t * a) > @@ -18,7 +18,7 @@ int8x16_t off_load8_0 (int8_t * a) > /* > **off_load8_1: > ** ... > -** vldrb.u16 q0, \[r0, #1\] > +** vldrb.u16 q[0-7], \[r0, #1\] > ** ... > */ > uint16x8_t off_load8_1 (uint8_t * a) > @@ -29,7 +29,7 @@ uint16x8_t off_load8_1 (uint8_t * a) > /* > **off_load8_2: > ** ... > -** vldrb.s32 q0, \[r0, #127\] > +** vldrb.s32 q[0-7], \[r0, #127\] > ** ... > */ > int32x4_t off_load8_2 (int8_t * a) > @@ -40,7 +40,7 @@ int32x4_t off_load8_2 (int8_t * a) > /* > **off_load8_3: > ** ... > -** vldrb.8 q0, \[r0, #-127\] > +** vldrb.8 q[0-7], \[r0, #-127\] > ** ... > */ > uint8x16_t off_load8_3 (uint8_t * a) > @@ -51,7 +51,7 @@ uint8x16_t off_load8_3 (uint8_t * a) > /* > **not_off_load8_0: > ** ... > -** vldrb.8 q0, \[r[0-9]+\] > +** vldrb.8 q[0-7], \[r[0-7]+\] > ** ... > */ > int8x16_t not_off_load8_0 (int8_t * a) > @@ -62,7 +62,7 @@ int8x16_t not_off_load8_0 (int8_t * a) > /* > **off_loadfp16_0: > ** ... > -** vldrh.16 q0, \[r0, #-244\] > +** vldrh.16 q[0-7], \[r0, #-244\] > ** ... > */ > float16x8_t off_loadfp16_0 (float16_t *a) > @@ -73,7 +73,7 @@ float16x8_t off_loadfp16_0 (float16_t *a) > /* > **off_load16_0: > ** ... > -** vldrh.16 q0, \[r0, #-2\] > +** vldrh.16 q[0-7], \[r0, #-2\] > ** ... > */ > uint16x8_t off_load16_0 (uint16_t * a) > @@ -84,7 +84,7 @@ uint16x8_t off_load16_0 (uint16_t * a) > /* > **off_load16_1: > ** ... > -** vldrh.u32 q0, \[r0, #254\] > +** vldrh.u32 q[0-7], \[r0, #254\] > ** ... > */ > uint32x4_t off_load16_1 (uint16_t * a) > @@ -95,7 +95,7 @@ uint32x4_t off_load16_1 (uint16_t * a) > /* > **not_off_load16_0: > ** ... > -** vldrh.16 q0, \[r[0-9]+\] > +** vldrh.16 q[0-7], \[r[0-7]+\] > ** ... > */ > int16x8_t not_off_load16_0 (int8_t * a) > @@ -106,7 +106,7 @@ int16x8_t not_off_load16_0 (int8_t * a) > /* > **not_off_load16_1: > ** ... > -** vldrh.u32 q0, \[r[0-9]+\] > +** vldrh.u32 q[0-7], \[r[0-7]+\] > ** ... > */ > uint32x4_t not_off_load16_1 (uint16_t * a) > @@ -117,7 +117,7 @@ uint32x4_t not_off_load16_1 (uint16_t * a) > /* > **off_loadfp32_0: > ** ... > -** vldrw.32 q0, \[r0, #24\] > +** vldrw.32 q[0-7], \[r0, #24\] > ** ... > */ > float32x4_t off_loadfp32_0 (float32_t *a) > @@ -128,7 +128,7 @@ float32x4_t off_loadfp32_0 (float32_t *a) > /* > **off_load32_0: > ** ... > -** vldrw.32 q0, \[r0, #4\] > +** vldrw.32 q[0-7], \[r0, #4\] > ** ... > */ > uint32x4_t off_load32_0 (uint32_t * a) > @@ -139,7 +139,7 @@ uint32x4_t off_load32_0 (uint32_t * a) > /* > **off_load32_1: > ** ... > -** vldrw.32 q0, \[r0, #-508\] > +** vldrw.32 q[0-7], \[r0, #-508\] > ** ... > */ > int32x4_t off_load32_1 (int32_t * a) > @@ -149,7 +149,7 @@ int32x4_t off_load32_1 (int32_t * a) > /* > **pre_load8_0: > ** ... > -** vldrb.8 q[0-9]+, \[r0, #16\]! > +** vldrb.8 q[0-7], \[r0, #16\]! > ** ... > */ > int8_t* pre_load8_0 (int8_t * a, int8x16_t *v) > @@ -162,7 +162,7 @@ int8_t* pre_load8_0 (int8_t * a, int8x16_t *v) > /* > **pre_load8_1: > ** ... > -** vldrb.u16 q[0-9]+, \[r0, #4\]! > +** vldrb.u16 q[0-7], \[r0, #4\]! > ** ... > */ > uint8_t* pre_load8_1 (uint8_t * a, uint16x8_t *v) > @@ -175,7 +175,7 @@ uint8_t* pre_load8_1 (uint8_t * a, uint16x8_t *v) > /* > **pre_loadfp16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0, #128\]! > +** vldrh.16 q[0-7], \[r0, #128\]! > ** ... > */ > float16_t* pre_loadfp16_0 (float16_t *a, float16x8_t *v) > @@ -188,7 +188,7 @@ float16_t* pre_loadfp16_0 (float16_t *a, float16x8_t > *v) > /* > **pre_load16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0, #-254\]! > +** vldrh.16 q[0-7], \[r0, #-254\]! > ** ... > */ > int16_t* pre_load16_0 (int16_t * a, int16x8_t *v) > @@ -201,7 +201,7 @@ int16_t* pre_load16_0 (int16_t * a, int16x8_t *v) > /* > **pre_load16_1: > ** ... > -** vldrh.s32 q[0-9]+, \[r0, #52\]! > +** vldrh.s32 q[0-7], \[r0, #52\]! > ** ... > */ > int16_t* pre_load16_1 (int16_t * a, int32x4_t *v) > @@ -214,7 +214,7 @@ int16_t* pre_load16_1 (int16_t * a, int32x4_t *v) > /* > **pre_loadfp32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0, #-72\]! > +** vldrw.32 q[0-7], \[r0, #-72\]! > ** ... > */ > float32_t* pre_loadfp32_0 (float32_t *a, float32x4_t *v) > @@ -228,7 +228,7 @@ float32_t* pre_loadfp32_0 (float32_t *a, float32x4_t > *v) > /* > **pre_load32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0, #-4\]! > +** vldrw.32 q[0-7], \[r0, #-4\]! > ** ... > */ > uint32_t* pre_load32_0 (uint32_t * a, uint32x4_t *v) > @@ -242,7 +242,7 @@ uint32_t* pre_load32_0 (uint32_t * a, uint32x4_t *v) > /* > **post_load8_0: > ** ... > -** vldrb.8 q[0-9]+, \[r0\], #26 > +** vldrb.8 q[0-7], \[r0\], #26 > ** ... > */ > uint8_t* post_load8_0 (uint8_t * a, uint8x16_t *v) > @@ -255,7 +255,7 @@ uint8_t* post_load8_0 (uint8_t * a, uint8x16_t *v) > /* > **post_load8_1: > ** ... > -** vldrb.s16 q[0-9]+, \[r0\], #-1 > +** vldrb.s16 q[0-7], \[r0\], #-1 > ** ... > */ > int8_t* post_load8_1 (int8_t * a, int16x8_t *v) > @@ -268,7 +268,7 @@ int8_t* post_load8_1 (int8_t * a, int16x8_t *v) > /* > **post_load8_2: > ** ... > -** vldrb.8 q[0-9]+, \[r0\], #26 > +** vldrb.8 q[0-7], \[r0\], #26 > ** ... > */ > uint8_t* post_load8_2 (uint8_t * a, uint8x16_t *v) > @@ -281,7 +281,7 @@ uint8_t* post_load8_2 (uint8_t * a, uint8x16_t *v) > /* > **post_load8_3: > ** ... > -** vldrb.s16 q[0-9]+, \[r0\], #-1 > +** vldrb.s16 q[0-7], \[r0\], #-1 > ** ... > */ > int8_t* post_load8_3 (int8_t * a, int16x8_t *v) > @@ -294,7 +294,7 @@ int8_t* post_load8_3 (int8_t * a, int16x8_t *v) > /* > **post_loadfp16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0\], #-24 > +** vldrh.16 q[0-7], \[r0\], #-24 > ** ... > */ > float16_t* post_loadfp16_0 (float16_t *a, float16x8_t *v) > @@ -307,7 +307,7 @@ float16_t* post_loadfp16_0 (float16_t *a, float16x8_t > *v) > /* > **post_load16_0: > ** ... > -** vldrh.16 q[0-9]+, \[r0\], #-126 > +** vldrh.16 q[0-7], \[r0\], #-126 > ** ... > */ > uint16_t* post_load16_0 (uint16_t * a, uint16x8_t *v) > @@ -320,7 +320,7 @@ uint16_t* post_load16_0 (uint16_t * a, uint16x8_t > *v) > /* > **post_load16_1: > ** ... > -** vldrh.u32 q[0-9]+, \[r0\], #16 > +** vldrh.u32 q[0-7], \[r0\], #16 > ** ... > */ > uint16_t* post_load16_1 (uint16_t * a, uint32x4_t *v) > @@ -333,7 +333,7 @@ uint16_t* post_load16_1 (uint16_t * a, uint32x4_t > *v) > /* > **post_loadfp32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0\], #4 > +** vldrw.32 q[0-7], \[r0\], #4 > ** ... > */ > float32_t* post_loadfp32_0 (float32_t *a, float32x4_t *v) > @@ -346,7 +346,7 @@ float32_t* post_loadfp32_0 (float32_t *a, float32x4_t > *v) > /* > **post_load32_0: > ** ... > -** vldrw.32 q[0-9]+, \[r0\], #-16 > +** vldrw.32 q[0-7], \[r0\], #-16 > ** ... > */ > int32_t* post_load32_0 (int32_t * a, int32x4_t *v) > diff --git a/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > b/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > index 632f5b44f0b..11df1144064 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > +++ b/gcc/testsuite/gcc.target/arm/mve/mve_store_memory_modes.c > @@ -7,7 +7,7 @@ > /* > **off_store8_0: > ** ... > -** vstrb.8 q0, \[r0, #16\] > +** vstrb.8 q[0-7], \[r0, #16\] > ** ... > */ > uint8_t *off_store8_0 (uint8_t * a, uint8x16_t v) > @@ -19,7 +19,7 @@ uint8_t *off_store8_0 (uint8_t * a, uint8x16_t v) > /* > **off_store8_1: > ** ... > -** vstrb.16 q0, \[r0, #-1\] > +** vstrb.16 q[0-7], \[r0, #-1\] > ** ... > */ > int8_t *off_store8_1 (int8_t * a, int16x8_t v) > @@ -31,7 +31,7 @@ int8_t *off_store8_1 (int8_t * a, int16x8_t v) > /* > **off_store8_2: > ** ... > -** vstrb.32 q0, \[r0, #-127\] > +** vstrb.32 q[0-7], \[r0, #-127\] > ** ... > */ > uint8_t *off_store8_2 (uint8_t * a, uint32x4_t v) > @@ -43,7 +43,7 @@ uint8_t *off_store8_2 (uint8_t * a, uint32x4_t v) > /* > **off_store8_3: > ** ... > -** vstrb.8 q0, \[r0, #127\] > +** vstrb.8 q[0-7], \[r0, #127\] > ** ... > */ > int8_t *off_store8_3 (int8_t * a, int8x16_t v) > @@ -55,7 +55,7 @@ int8_t *off_store8_3 (int8_t * a, int8x16_t v) > /* > **not_off_store8_0: > ** ... > -** vstrb.8 q0, \[r[0-9]+\] > +** vstrb.8 q[0-7], \[r[0-7]+\] > ** ... > */ > uint8_t *not_off_store8_0 (uint8_t * a, uint8x16_t v) > @@ -67,7 +67,7 @@ uint8_t *not_off_store8_0 (uint8_t * a, uint8x16_t v) > /* > **off_storefp16_0: > ** ... > -** vstrh.16 q0, \[r0, #250\] > +** vstrh.16 q[0-7], \[r0, #250\] > ** ... > */ > float16_t *off_storefp16_0 (float16_t *a, float16x8_t v) > @@ -79,7 +79,7 @@ float16_t *off_storefp16_0 (float16_t *a, float16x8_t v= ) > /* > **off_store16_0: > ** ... > -** vstrh.16 q0, \[r0, #4\] > +** vstrh.16 q[0-7], \[r0, #4\] > ** ... > */ > int16_t *off_store16_0 (int16_t * a, int16x8_t v) > @@ -91,7 +91,7 @@ int16_t *off_store16_0 (int16_t * a, int16x8_t v) > /* > **off_store16_1: > ** ... > -** vstrh.32 q0, \[r0, #-254\] > +** vstrh.32 q[0-7], \[r0, #-254\] > ** ... > */ > int16_t *off_store16_1 (int16_t * a, int32x4_t v) > @@ -103,7 +103,7 @@ int16_t *off_store16_1 (int16_t * a, int32x4_t v) > /* > **not_off_store16_0: > ** ... > -** vstrh.16 q0, \[r[0-9]+\] > +** vstrh.16 q[0-7], \[r[0-7]+\] > ** ... > */ > uint8_t *not_off_store16_0 (uint8_t * a, uint16x8_t v) > @@ -115,7 +115,7 @@ uint8_t *not_off_store16_0 (uint8_t * a, uint16x8_t > v) > /* > **not_off_store16_1: > ** ... > -** vstrh.32 q0, \[r[0-9]+\] > +** vstrh.32 q[0-7], \[r[0-7]+\] > ** ... > */ > int16_t *not_off_store16_1 (int16_t * a, int32x4_t v) > @@ -127,7 +127,7 @@ int16_t *not_off_store16_1 (int16_t * a, int32x4_t v) > /* > **off_storefp32_0: > ** ... > -** vstrw.32 q0, \[r0, #-412\] > +** vstrw.32 q[0-7], \[r0, #-412\] > ** ... > */ > float32_t *off_storefp32_0 (float32_t *a, float32x4_t v) > @@ -139,7 +139,7 @@ float32_t *off_storefp32_0 (float32_t *a, float32x4_t > v) > /* > **off_store32_0: > ** ... > -** vstrw.32 q0, \[r0, #-4\] > +** vstrw.32 q[0-7], \[r0, #-4\] > ** ... > */ > int32_t *off_store32_0 (int32_t * a, int32x4_t v) > @@ -151,7 +151,7 @@ int32_t *off_store32_0 (int32_t * a, int32x4_t v) > /* > **off_store32_1: > ** ... > -** vstrw.32 q0, \[r0, #508\] > +** vstrw.32 q[0-7], \[r0, #508\] > ** ... > */ > uint32_t *off_store32_1 (uint32_t * a, uint32x4_t v) > @@ -163,7 +163,7 @@ uint32_t *off_store32_1 (uint32_t * a, uint32x4_t v) > /* > **pre_store8_0: > ** ... > -** vstrb.8 q[0-9]+, \[r0, #-16\]! > +** vstrb.8 q[0-7], \[r0, #-16\]! > ** ... > */ > uint8_t* pre_store8_0 (uint8_t * a, uint8x16_t v) > @@ -176,7 +176,7 @@ uint8_t* pre_store8_0 (uint8_t * a, uint8x16_t v) > /* > **pre_store8_1: > ** ... > -** vstrb.16 q[0-9]+, \[r0, #4\]! > +** vstrb.16 q[0-7], \[r0, #4\]! > ** ... > */ > int8_t* pre_store8_1 (int8_t * a, int16x8_t v) > @@ -189,7 +189,7 @@ int8_t* pre_store8_1 (int8_t * a, int16x8_t v) > /* > **pre_storefp16_0: > ** ... > -** vstrh.16 q0, \[r0, #8\]! > +** vstrh.16 q[0-7], \[r0, #8\]! > ** ... > */ > float16_t *pre_storefp16_0 (float16_t *a, float16x8_t v) > @@ -202,7 +202,7 @@ float16_t *pre_storefp16_0 (float16_t *a, float16x8_t > v) > /* > **pre_store16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0, #254\]! > +** vstrh.16 q[0-7], \[r0, #254\]! > ** ... > */ > uint16_t* pre_store16_0 (uint16_t * a, uint16x8_t v) > @@ -215,7 +215,7 @@ uint16_t* pre_store16_0 (uint16_t * a, uint16x8_t v) > /* > **pre_store16_1: > ** ... > -** vstrh.32 q[0-9]+, \[r0, #-52\]! > +** vstrh.32 q[0-7], \[r0, #-52\]! > ** ... > */ > int16_t* pre_store16_1 (int16_t * a, int32x4_t v) > @@ -228,7 +228,7 @@ int16_t* pre_store16_1 (int16_t * a, int32x4_t v) > /* > **pre_storefp32_0: > ** ... > -** vstrw.32 q0, \[r0, #-4\]! > +** vstrw.32 q[0-7], \[r0, #-4\]! > ** ... > */ > float32_t *pre_storefp32_0 (float32_t *a, float32x4_t v) > @@ -241,7 +241,7 @@ float32_t *pre_storefp32_0 (float32_t *a, float32x4_t > v) > /* > **pre_store32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0, #4\]! > +** vstrw.32 q[0-7], \[r0, #4\]! > ** ... > */ > int32_t* pre_store32_0 (int32_t * a, int32x4_t v) > @@ -255,7 +255,7 @@ int32_t* pre_store32_0 (int32_t * a, int32x4_t v) > /* > **post_store8_0: > ** ... > -** vstrb.8 q[0-9]+, \[r0\], #-26 > +** vstrb.8 q[0-7], \[r0\], #-26 > ** ... > */ > int8_t* post_store8_0 (int8_t * a, int8x16_t v) > @@ -268,7 +268,7 @@ int8_t* post_store8_0 (int8_t * a, int8x16_t v) > /* > **post_store8_1: > ** ... > -** vstrb.16 q[0-9]+, \[r0\], #1 > +** vstrb.16 q[0-7], \[r0\], #1 > ** ... > */ > uint8_t* post_store8_1 (uint8_t * a, uint16x8_t v) > @@ -281,7 +281,7 @@ uint8_t* post_store8_1 (uint8_t * a, uint16x8_t v) > /* > **post_store8_2: > ** ... > -** vstrb.8 q[0-9]+, \[r0\], #-26 > +** vstrb.8 q[0-7], \[r0\], #-26 > ** ... > */ > int8_t* post_store8_2 (int8_t * a, int8x16_t v) > @@ -294,7 +294,7 @@ int8_t* post_store8_2 (int8_t * a, int8x16_t v) > /* > **post_store8_3: > ** ... > -** vstrb.16 q[0-9]+, \[r0\], #7 > +** vstrb.16 q[0-7], \[r0\], #7 > ** ... > */ > uint8_t* post_store8_3 (uint8_t * a, uint16x8_t v) > @@ -307,7 +307,7 @@ uint8_t* post_store8_3 (uint8_t * a, uint16x8_t v) > /* > **post_storefp16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0\], #-16 > +** vstrh.16 q[0-7], \[r0\], #-16 > ** ... > */ > float16_t *post_storefp16_0 (float16_t *a, float16x8_t v) > @@ -320,7 +320,7 @@ float16_t *post_storefp16_0 (float16_t *a, > float16x8_t v) > /* > **post_store16_0: > ** ... > -** vstrh.16 q[0-9]+, \[r0\], #126 > +** vstrh.16 q[0-7], \[r0\], #126 > ** ... > */ > int16_t* post_store16_0 (int16_t * a, int16x8_t v) > @@ -333,7 +333,7 @@ int16_t* post_store16_0 (int16_t * a, int16x8_t v) > /* > **post_store16_1: > ** ... > -** vstrh.32 q[0-9]+, \[r0\], #-16 > +** vstrh.32 q[0-7], \[r0\], #-16 > ** ... > */ > uint16_t* post_store16_1 (uint16_t * a, uint32x4_t v) > @@ -346,7 +346,7 @@ uint16_t* post_store16_1 (uint16_t * a, uint32x4_t v) > /* > **post_storefp32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0\], #-16 > +** vstrw.32 q[0-7], \[r0\], #-16 > ** ... > */ > float32_t* post_storefp32_0 (float32_t * a, float32x4_t v) > @@ -359,7 +359,7 @@ float32_t* post_storefp32_0 (float32_t * a, > float32x4_t v) > /* > **post_store32_0: > ** ... > -** vstrw.32 q[0-9]+, \[r0\], #16 > +** vstrw.32 q[0-7], \[r0\], #16 > ** ... > */ > int32_t* post_store32_0 (int32_t * a, int32x4_t v) > -- > 2.34.1