From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70049.outbound.protection.outlook.com [40.107.7.49]) by sourceware.org (Postfix) with ESMTPS id 12662385841E for ; Tue, 22 Nov 2022 16:49:51 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 12662385841E Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Iojt0HYZ2HlCZXD4paKUNnwp8IB4uTwViZC9Vi0IxZw=; b=8mJ7UI+OidBnS0AeDf796h4Nd2E+HMcqQM81W7NkttsPvIPiCsQo/GUS6FaaQSNFi80NB0yJFnmXJn1uWug4v/DgGlS12+0Qc13cxYzgL+Uqt58e4yUR23SHEWVGB3x9l7FS2dh38g2rJn9cHShSKPZXTA6mJv/YnE/4dDvzz48= Received: from AM5PR1001CA0054.EURPRD10.PROD.OUTLOOK.COM (2603:10a6:206:15::31) by DB8PR08MB5433.eurprd08.prod.outlook.com (2603:10a6:10:118::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:49:41 +0000 Received: from VI1EUR03FT062.eop-EUR03.prod.protection.outlook.com (2603:10a6:206:15:cafe::6d) by AM5PR1001CA0054.outlook.office365.com (2603:10a6:206:15::31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.15 via Frontend Transport; Tue, 22 Nov 2022 16:49:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VI1EUR03FT062.mail.protection.outlook.com (100.127.145.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Tue, 22 Nov 2022 16:49:41 +0000 Received: ("Tessian outbound 73ab5f36653e:v130"); Tue, 22 Nov 2022 16:49:40 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: f31a61bb83891561 X-CR-MTA-TID: 64aa7808 Received: from c4d788350586.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 36568380-EAA1-450F-B9DD-BA083442B482.1; Tue, 22 Nov 2022 16:49:30 +0000 Received: from EUR04-HE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id c4d788350586.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 22 Nov 2022 16:49:30 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TC5mG4a5gWC9pPeES/gkGaTMlA8tWCtpvilyLii8uc0y4PqqQkLLbn3osrxAYsljQ/8zwvDU4Im/t+bGJQLEHDu+vGhQkNTW0RhIdARHxOyVFB09JCif3rh42CSVMEIHOaxmfxnqzNsJNm8BGSVylMape/f5j9dP1yneNJBBzz3zB0qPXNoz8VoCiZdksPWPLi+sSfPRkCNLX+6uxn5Nfov3NMe1xIy+1JpGQL+UW9Vz2J05DN7J700LTfIDBFMXT4fM2pUQ+zjfnhkARm8ObCoQ0dPX0ESEf8fS8zNpl4JrMk/802XfOOJdDLRQBJMJK/0NwLJT/rEmeecxQGfdnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Iojt0HYZ2HlCZXD4paKUNnwp8IB4uTwViZC9Vi0IxZw=; b=iUlUwzpe1885dhshzeudwyakddQrRc+plSPx5uFE9JROqIQTNuOGI3VeXYUzmP2USH1QB57iKq2QdWjQn640bcTSyBTX1+BAD8lW07dlBPeY1/9dnhqRoMmcDgZx4VBgckbxbDOJUzzQx9/OWGemI+PpLiBHLKMH59AYg4NJyP5Quf3BXL8yqujNZ1jA3iqNpQAPF8kECH+hJ7JI4t/a224bn2aEuatpvMozu0IEmmwyQqZChC1BNuAAww66Y6RW1GIcBl99UxIfozdLpEy3ztlDpIovVGgmLqYfL5yjlK8Kiw5arg/QzXyCpwLGBEvBcXdmGKtMBfXl65XuVMXlGw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Iojt0HYZ2HlCZXD4paKUNnwp8IB4uTwViZC9Vi0IxZw=; b=8mJ7UI+OidBnS0AeDf796h4Nd2E+HMcqQM81W7NkttsPvIPiCsQo/GUS6FaaQSNFi80NB0yJFnmXJn1uWug4v/DgGlS12+0Qc13cxYzgL+Uqt58e4yUR23SHEWVGB3x9l7FS2dh38g2rJn9cHShSKPZXTA6mJv/YnE/4dDvzz48= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DU0PR08MB9345.eurprd08.prod.outlook.com (2603:10a6:10:41d::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:49:25 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292%9]) with mapi id 15.20.5857.017; Tue, 22 Nov 2022 16:49:25 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 17/35] arm: improve tests and fix vadd* Thread-Topic: [PATCH 17/35] arm: improve tests and fix vadd* Thread-Index: AQHY+qMWn4ogjZUBb0iE1BC2kxB1G65LL2kQ Date: Tue, 22 Nov 2022 16:49:25 +0000 Message-ID: References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-18-andrea.corallo@arm.com> In-Reply-To: <20221117163809.1009526-18-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DU0PR08MB9345:EE_|VI1EUR03FT062:EE_|DB8PR08MB5433:EE_ X-MS-Office365-Filtering-Correlation-Id: a797c15b-5fbe-4355-cd93-08dacca98d07 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: 4hyWxiSAT55QvjC8KZSkKoYXT1pCuQBpOpwzTeeNtGBDm76W+Rc74Vle+BDv1NYAmCiWeuXkVQ9azRTr+Bry5IjVpM1VDhTuCEY7yGWrCeIL3EWqIXUJkDhtlIVAfSYfIgAL9Z1CcvxOJdN6WJkODS7co8wW/DA8c/UV/y7Qyn92bSTez1+I16LW7tXxqeZssGHW1jo7IpuN8LxIaz59m7wTYus5EZX5N2oqHn4Hlv57+PulKQbDwYNNCMsji2cXZ5xb5cW2uwjd9EZVr4xGyIkFhhXgH19uharpu2je34nfvaNWmBTfZhmwvuRr5FaJb2o3quIRoi8/XCYpQAkceK64lEqOCBThOIykompfQMwnoFhMdIJZYRA3NPNFvoLMh1FFaZzXO8aOZRotDnM/fJooDVw7nGNWOKrAs2XiLLVI+IlBRNehkxk1Z4kZ9ZNCO9m2R6KCtk3EtcfMDvSJu4WzZa3OMBWSRS1UXm349EF713oZpmSjJWp+OLDbzOuffJr6zubBgMdUzEJee/cyKz/7AMIsyC/xrrCXteKVTlFhJSGd43JIuJ1QRu++I6yGwQ5ij0+QRHywByJYNTZioycta/e/f0z1XvDib7g7KpZIaB1GwprMFx6TY35ohjkPODHWu+dHM694B3dpIfYh9VR+m3O1C6+nBK0tWtZ+7chv+6vNM9BQD115OA7nUg9v9qKKlytXoXgrv/3iQu2+EMnZ7QxetjBxZwMTsoFyf5Mmm+1yvBQpRw8PymaYtG17axTP4pnZ8YsC1T2syWMlBQ== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(396003)(136003)(39860400002)(376002)(346002)(366004)(451199015)(2906002)(30864003)(8936002)(52536014)(84970400001)(26005)(5660300002)(41300700001)(66476007)(54906003)(316002)(76116006)(33656002)(110136005)(55016003)(478600001)(66446008)(8676002)(64756008)(66946007)(66556008)(53546011)(186003)(4326008)(7696005)(9686003)(6506007)(83380400001)(86362001)(71200400001)(38100700002)(38070700005)(122000001)(559001)(579004);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB9345 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VI1EUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: dab182ff-0a1e-4c5f-e075-08dacca9836a X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: i6mJ01OWzcrQgUFHIGW9WK2G9D66RjFwHhfijaF82IhBQrefdy3/Z06nwNL71tWkHU8wy/90Ne0KG2tHyRH0r/1bIyhrockKXQBhiM33i7mW6+/soJdU8qzd93KYNvmsU5r9OmWIpGYOMKw25ONW4NUsRG5SKZFfXNwR9NHOz2oLPluB3tNj8KvL4Ygv3q4EuR7+HUJyQCgBiqSekftIxANtnHmYxUIvrD1IDmsb1ksD99G6m5mDuEPUC4lEDNOx4I5sDMY448zYiipy06FvQIHU9MSClQDDnXfwB6puAlhF/eotroPiE17u8vmopjd0Mf9fNr7FDaThcjTqv8cbofnPTod+595D00bn5Y6Pmtc081vOBx/NY3RaM46zPuW5tsnHSzyzeVRFxn1IvLB2VHK8QlhmCB/yNLhQhUPdtEW8m/IMtFe4whRr+uhEqkUhN+ALExOZdS3R+9C4oPl6NBxMX7xB2ZHLXuGcxo9RCnfS0no23cmilhcQpSZ8G/vgcVMkSlTsphI+KXVMoeSs1jyQMEwgRyugBqPX01ezW0Fw8HQ0mU6nCA66jzOXjFTONy/1x3mI4KlGQ9ZMKqvyouB+kRqEWXOumwgJ2fjU1ZJM755vHaG6F5BxVTiAM6DurkLmjiZK0UQPwdXMDUqlSLX0/m1VnRvW7SvODjYMDYNFRbR9CrsVsiCvyRUK3RLaKTJveHFwP91Xryn9R6gbkplrACq+LV4JQG5KcjMcypiq6p3hhyvorIDerdQAvajBfLO2qXT1biMAkNvpjVHW+A== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(136003)(39860400002)(346002)(376002)(396003)(451199015)(36840700001)(46966006)(40470700004)(36860700001)(83380400001)(70206006)(54906003)(82740400003)(8676002)(86362001)(4326008)(81166007)(30864003)(8936002)(356005)(2906002)(55016003)(52536014)(5660300002)(40460700003)(7696005)(82310400005)(41300700001)(40480700001)(6506007)(26005)(9686003)(53546011)(47076005)(336012)(186003)(316002)(478600001)(110136005)(70586007)(33656002)(84970400001)(579004)(559001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2022 16:49:41.2422 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a797c15b-5fbe-4355-cd93-08dacca98d07 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: VI1EUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR08MB5433 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 17/35] arm: improve tests and fix vadd* >=20 > gcc/ChangeLog: >=20 > * config/arm/mve.md (mve_vaddlvq_p_v4si) > (mve_vaddq_n_, mve_vaddvaq_) > (mve_vaddlvaq_v4si, mve_vaddq_n_f) > (mve_vaddlvaq_p_v4si, mve_vaddq, > mve_vaddq_f): > Fix spacing. >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c: Improve test. > * gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddlvq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_m_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddq_x_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvaq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vaddvq_u8.c: Likewise. Ok. Thanks, Kyrill > --- > gcc/config/arm/mve.md | 18 ++++---- > .../arm/mve/intrinsics/vaddlvaq_p_s32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddlvaq_p_u32.c | 40 +++++++++++++++++- > .../arm/mve/intrinsics/vaddlvaq_s32.c | 16 ++++++- > .../arm/mve/intrinsics/vaddlvaq_u32.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddlvq_p_s32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddlvq_p_u32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddlvq_s32.c | 22 +++++++--- > .../arm/mve/intrinsics/vaddlvq_u32.c | 20 +++++++-- > .../gcc.target/arm/mve/intrinsics/vaddq_f16.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_f32.c | 16 ++++++- > .../arm/mve/intrinsics/vaddq_m_f16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_f32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_f16.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_f32.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_u16.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_u32.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_m_n_u8.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_m_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_u16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_u32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_m_u8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_n_f16.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddq_n_f32.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddq_n_s16.c | 16 ++++++- > .../arm/mve/intrinsics/vaddq_n_s32.c | 16 ++++++- > .../arm/mve/intrinsics/vaddq_n_s8.c | 16 ++++++- > .../arm/mve/intrinsics/vaddq_n_u16.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddq_n_u32.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddq_n_u8.c | 28 ++++++++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_s16.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_s32.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_s8.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_u16.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_u32.c | 16 ++++++- > .../gcc.target/arm/mve/intrinsics/vaddq_u8.c | 16 ++++++- > .../arm/mve/intrinsics/vaddq_x_f16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_f32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_f16.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_f32.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_u16.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_u32.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_x_n_u8.c | 42 +++++++++++++++++-- > .../arm/mve/intrinsics/vaddq_x_s16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_s32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_s8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_u16.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_u32.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddq_x_u8.c | 26 ++++++++++-- > .../arm/mve/intrinsics/vaddvaq_p_s16.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvaq_p_s32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvaq_p_s8.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvaq_p_u16.c | 40 +++++++++++++++++- > .../arm/mve/intrinsics/vaddvaq_p_u32.c | 40 +++++++++++++++++- > .../arm/mve/intrinsics/vaddvaq_p_u8.c | 40 +++++++++++++++++- > .../arm/mve/intrinsics/vaddvaq_s16.c | 16 ++++++- > .../arm/mve/intrinsics/vaddvaq_s32.c | 16 ++++++- > .../arm/mve/intrinsics/vaddvaq_s8.c | 16 ++++++- > .../arm/mve/intrinsics/vaddvaq_u16.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddvaq_u32.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddvaq_u8.c | 28 ++++++++++++- > .../arm/mve/intrinsics/vaddvq_p_s16.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_p_s32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_p_s8.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_p_u16.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_p_u32.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_p_u8.c | 24 ++++++++++- > .../arm/mve/intrinsics/vaddvq_s16.c | 22 +++++++--- > .../arm/mve/intrinsics/vaddvq_s32.c | 22 +++++++--- > .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c | 20 +++++++-- > .../arm/mve/intrinsics/vaddvq_u16.c | 20 +++++++-- > .../arm/mve/intrinsics/vaddvq_u32.c | 20 +++++++-- > .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c | 20 +++++++-- > 81 files changed, 1864 insertions(+), 252 deletions(-) >=20 > diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md > index bc4e2f2ac21..5ce2a289225 100644 > --- a/gcc/config/arm/mve.md > +++ b/gcc/config/arm/mve.md > @@ -636,7 +636,7 @@ (define_insn "mve_vaddlvq_v4si" > VADDLVQ)) > ] > "TARGET_HAVE_MVE" > - "vaddlv.32 %Q0, %R0, %q1" > + "vaddlv.32\t%Q0, %R0, %q1" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -817,7 +817,7 @@ (define_insn "mve_vaddlvq_p_v4si" > VADDLVQ_P)) > ] > "TARGET_HAVE_MVE" > - "vpst\;vaddlvt.32 %Q0, %R0, %q1" > + "vpst\;vaddlvt.32\t%Q0, %R0, %q1" > [(set_attr "type" "mve_move") > (set_attr "length""8")]) >=20 > @@ -879,7 +879,7 @@ (define_insn "mve_vaddq_n_" > VADDQ_N)) > ] > "TARGET_HAVE_MVE" > - "vadd.i%# %q0, %q1, %2" > + "vadd.i%#\t%q0, %q1, %2" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -894,7 +894,7 @@ (define_insn "mve_vaddvaq_" > VADDVAQ)) > ] > "TARGET_HAVE_MVE" > - "vaddva.%# %0, %q2" > + "vaddva.%#\t%0, %q2" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -1834,7 +1834,7 @@ (define_insn "mve_vaddlvaq_v4si" > VADDLVAQ)) > ] > "TARGET_HAVE_MVE" > - "vaddlva.32 %Q0, %R0, %q2" > + "vaddlva.32\t%Q0, %R0, %q2" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -1849,7 +1849,7 @@ (define_insn "mve_vaddq_n_f" > VADDQ_N_F)) > ] > "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" > - "vadd.f%# %q0, %q1, %2" > + "vadd.f%#\t%q0, %q1, %2" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -3717,7 +3717,7 @@ (define_insn "mve_vaddlvaq_p_v4si" > VADDLVAQ_P)) > ] > "TARGET_HAVE_MVE" > - "vpst\;vaddlvat.32 %Q0, %R0, %q2" > + "vpst\;vaddlvat.32\t%Q0, %R0, %q2" > [(set_attr "type" "mve_move") > (set_attr "length""8")]) > ;; > @@ -8928,7 +8928,7 @@ (define_insn "mve_vaddq" > (match_operand:MVE_2 2 "s_register_operand" "w"))) > ] > "TARGET_HAVE_MVE" > - "vadd.i%# %q0, %q1, %q2" > + "vadd.i%#\t%q0, %q1, %q2" > [(set_attr "type" "mve_move") > ]) >=20 > @@ -8942,7 +8942,7 @@ (define_insn "mve_vaddq_f" > (match_operand:MVE_0 2 "s_register_operand" "w"))) > ] > "TARGET_HAVE_MVE && TARGET_HAVE_MVE_FLOAT" > - "vadd.f%# %q0, %q1, %q2" > + "vadd.f%#\t%q0, %q1, %q2" > [(set_attr "type" "mve_move") > ]) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c > index 0991ac1b355..3a9504df94e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvat.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo (int64_t a, int32x4_t b, mve_pred16_t p) > { > return vaddlvaq_p_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvat.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvat.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo1 (int64_t a, int32x4_t b, mve_pred16_t p) > { > return vaddlvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvat.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c > index 5af786e8e76..6e2613ee099 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c > @@ -1,21 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvat.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo (uint64_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddlvaq_p_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvat.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvat.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo1 (uint64_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddlvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvat.u32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvat.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint64_t > +foo2 (uint32x4_t b, mve_pred16_t p) > +{ > + return vaddlvaq_p (1, b, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c > index 78f155f1586..180dc9b2deb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddlva.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo (int64_t a, int32x4_t b) > { > return vaddlvaq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddlva.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddlva.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo1 (int64_t a, int32x4_t b) > { > return vaddlvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddlva.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c > index a7dfa2541ab..1f899e92c3c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddlva.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo (uint64_t a, uint32x4_t b) > { > return vaddlvaq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddlva.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddlva.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo1 (uint64_t a, uint32x4_t b) > { > return vaddlvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddlva.u32" } } */ > +/* > +**foo2: > +** ... > +** vaddlva.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint64_t > +foo2 (uint32x4_t b) > +{ > + return vaddlvaq (1, b); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c > index 8aa18323b53..5b22da49c1d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvt.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo (int32x4_t a, mve_pred16_t p) > { > return vaddlvq_p_s32 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvt.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo1 (int32x4_t a, mve_pred16_t p) > { > return vaddlvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c > index a9cee74e2ee..2c85139435a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvt.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo (uint32x4_t a, mve_pred16_t p) > { > return vaddlvq_p_u32 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddlvt.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo1 (uint32x4_t a, mve_pred16_t p) > { > return vaddlvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddlvt.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c > index 4bd70aacc05..bdb04b5214f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_s32.c > @@ -1,21 +1,33 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddlv.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo (int32x4_t a) > { > return vaddlvq_s32 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddlv.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddlv.s32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int64_t > foo1 (int32x4_t a) > { > - return vaddlvq_s32 (a); > + return vaddlvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddlv.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c > index 2148bd9a32e..bcd9d21df4f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddlvq_u32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddlv.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo (uint32x4_t a) > { > - return vaddlvq_u32 (a); > + return vaddlvq_u32 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddlv.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddlv.u32 (?:ip|fp|r[0-9]+), (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint64_t > foo1 (uint32x4_t a) > { > - return vaddlvq (a); > + return vaddlvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddlv.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c > index 3d1100a9e81..58462177473 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16x8_t b) > { > return vaddq_f16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16x8_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c > index e15e0d13e4f..f3fcd286f4d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_f32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32x4_t b) > { > return vaddq_f32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32x4_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c > index 51d7020bd1f..291e65f32cc 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vaddq_m_f16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t inactive, float16x8_t a, float16x8_t b, mve_pred16_t p= ) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c > index 7821bc241ff..0346f65a330 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_f32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vaddq_m_f32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t inactive, float32x4_t a, float32x4_t b, mve_pred16_t p= ) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c > index 796bed47613..9d57bbd27b9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) > { > return vaddq_m_n_f16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t inactive, float16x8_t a, float16_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float16x8_t > +foo2 (float16x8_t inactive, float16x8_t a, mve_pred16_t p) > +{ > + return vaddq_m (inactive, a, 1.1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c > index afa3c4c722e..9939aa0012d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p) > { > return vaddq_m_n_f32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t inactive, float32x4_t a, float32_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float32x4_t > +foo2 (float32x4_t inactive, float32x4_t a, mve_pred16_t p) > +{ > + return vaddq_m (inactive, a, 1.1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c > index 0ef433724ba..50b138fc763 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p) > { > return vaddq_m_n_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c > index 46ac88e940d..66c2be777ce 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p) > { > return vaddq_m_n_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c > index 1867d5603d1..87dba75dff1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p) > { > return vaddq_m_n_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c > index 1da993b5e31..a8e9ea576b3 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vaddq_m_n_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint16x8_t > +foo2 (uint16x8_t inactive, uint16x8_t a, mve_pred16_t p) > +{ > + return vaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c > index d7404c9f4ce..045e5024d5d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vaddq_m_n_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint32x4_t > +foo2 (uint32x4_t inactive, uint32x4_t a, mve_pred16_t p) > +{ > + return vaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c > index 013e83938b2..3d17afcbe56 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vaddq_m_n_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint8x16_t > +foo2 (uint8x16_t inactive, uint8x16_t a, mve_pred16_t p) > +{ > + return vaddq_m (inactive, a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c > index 244c88fcf89..87210a41dae 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vaddq_m_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c > index 7a59d75af11..1acb0b67fa9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vaddq_m_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c > index 5b8c74ab017..6136c54cbb8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vaddq_m_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c > index f28e3d789ab..b60d98e0691 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddq_m_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c > index aeb836ce87d..d56bbae9b03 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddq_m_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c > index c698df3a146..9f0b623c3e8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_m_u8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddq_m_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c > index 024fab5c0b2..5df23a6e61f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f16.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16_t b) > { > return vaddq_n_f16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f16" } } */ > +/* > +**foo2: > +** ... > +** vadd.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float16x8_t > +foo2 (float16x8_t a) > +{ > + return vaddq (a, 1.1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c > index 06b1528460e..d07927c427e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_f32.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32_t b) > { > return vaddq_n_f32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.f32" } } */ > +/* > +**foo2: > +** ... > +** vadd.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float32x4_t > +foo2 (float32x4_t a) > +{ > + return vaddq (a, 1.1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c > index 63765f41deb..9ae30406f51 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16_t b) > { > return vaddq_n_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c > index e462fbfab8e..3271d4d5af1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32_t b) > { > return vaddq_n_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c > index ad7181fd8f5..119fd5d5528 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8_t b) > { > return vaddq_n_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c > index dac7a9fb9ba..ef0722e4dcd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u16.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16_t b) > { > return vaddq_n_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ > +/* > +**foo2: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint16x8_t > +foo2 (uint16x8_t a) > +{ > + return vaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c > index 2f1feb89d32..67513819f39 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u32.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32_t b) > { > return vaddq_n_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ > +/* > +**foo2: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint32x4_t > +foo2 (uint32x4_t a) > +{ > + return vaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c > index 325bdade765..2aa79e5e916 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_n_u8.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8_t b) > { > return vaddq_n_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ > +/* > +**foo2: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint8x16_t > +foo2 (uint8x16_t a) > +{ > + return vaddq (a, 1); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c > index 31f6cb42e9f..24b12a6aee1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b) > { > return vaddq_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c > index 96aead168cc..3fdfa3d86e6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b) > { > return vaddq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c > index 6676a2e269b..6b32b8ccfd5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b) > { > return vaddq_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c > index 1b19876e09a..0deefa14ac6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b) > { > return vaddq_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c > index 8f5acc69e79..44df963f0f8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b) > { > return vaddq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c > index e5be2fa1b59..7349fa165bf 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_u8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b) > { > return vaddq_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vadd.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b) > { > return vaddq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vadd.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c > index bd2a198eb72..b1d48a1d260 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vaddq_x_f16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16x8_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c > index 5369f4d4876..047043d6526 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_f32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vaddq_x_f32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32x4_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c > index d2eed8cf66f..ed67007df51 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo (float16x8_t a, float16_t b, mve_pred16_t p) > { > return vaddq_x_n_f16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float16x8_t > foo1 (float16x8_t a, float16_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float16x8_t > +foo2 (float16x8_t a, mve_pred16_t p) > +{ > + return vaddq_x (a, 1.1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c > index 40d56da12b1..fa17d6b4aa2 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > /* { dg-add-options arm_v8_1m_mve_fp } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo (float32x4_t a, float32_t b, mve_pred16_t p) > { > return vaddq_x_n_f32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > float32x4_t > foo1 (float32x4_t a, float32_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.f32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.f32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +float32x4_t > +foo2 (float32x4_t a, mve_pred16_t p) > +{ > + return vaddq_x (a, 1.1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c > index e974cdf914b..d6c3252132a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16_t b, mve_pred16_t p) > { > return vaddq_x_n_s16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c > index a6ac9ccd3af..c2a861706d9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32_t b, mve_pred16_t p) > { > return vaddq_x_n_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c > index f5539ef9c67..abc90a4c86b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8_t b, mve_pred16_t p) > { > return vaddq_x_n_s8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c > index f167df122a0..8866a07bc8e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vaddq_x_n_u16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint16x8_t > +foo2 (uint16x8_t a, mve_pred16_t p) > +{ > + return vaddq_x (a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c > index 653c3eed7a0..4123ad594ed 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vaddq_x_n_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint32x4_t > +foo2 (uint32x4_t a, mve_pred16_t p) > +{ > + return vaddq_x (a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c > index 0ad65c8dde5..d610930a311 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c > @@ -1,23 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vaddq_x_n_u8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > +uint8x16_t > +foo2 (uint8x16_t a, mve_pred16_t p) > +{ > + return vaddq_x (a, 1, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c > index 75b1491e17d..323010a6d33 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vaddq_x_s16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c > index 1aadebda459..98773e7ba6f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vaddq_x_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c > index d6b07cee79a..bff0bda1109 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vaddq_x_s8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c > index 5c9abc2492a..85f5cd4db7a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddq_x_u16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c > index d55ec735460..ad0e7afbc39 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddq_x_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c > index bcc058b3769..a3cfc5686e2 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddq_x_u8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddq_x_u8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddt.i8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vaddt.i8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c > index c4bfe34aa91..16b51514be1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int16x8_t b, mve_pred16_t p) > { > return vaddvaq_p_s16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int16x8_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c > index cdc32807a24..bbf04aa0d08 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int32x4_t b, mve_pred16_t p) > { > return vaddvaq_p_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int32x4_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c > index d330411115a..f06623b1893 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int8x16_t b, mve_pred16_t p) > { > return vaddvaq_p_s8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int8x16_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c > index 74d9246cd63..7bfb4bb9cbe 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c > @@ -1,21 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddvaq_p_u16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint16x8_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint16x8_t b, mve_pred16_t p) > +{ > + return vaddvaq_p (1, b, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c > index e4ec42b2544..9aea5caa4fe 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c > @@ -1,21 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddvaq_p_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint32x4_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint32x4_t b, mve_pred16_t p) > +{ > + return vaddvaq_p (1, b, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c > index f9bed8379a4..b5113b209c0 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c > @@ -1,21 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddvaq_p_u8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint8x16_t b, mve_pred16_t p) > { > return vaddvaq_p (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvat.u8" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvat.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint8x16_t b, mve_pred16_t p) > +{ > + return vaddvaq_p (1, b, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c > index 5f6a8cf9d89..1b9af185a0d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int16x8_t b) > { > return vaddvaq_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int16x8_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c > index 29e27f59328..e25487954d2 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int32x4_t b) > { > return vaddvaq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int32x4_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c > index cac43464679..d37c916c94d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32_t a, int8x16_t b) > { > return vaddvaq_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32_t a, int8x16_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c > index c943fa5789f..b3583ce5725 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u16.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint16x8_t b) > { > return vaddvaq_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint16x8_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u16" } } */ > +/* > +**foo2: > +** ... > +** vaddva.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint16x8_t b) > +{ > + return vaddvaq (1, b); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c > index 0950ff50d0f..006c0a3734f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u32.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint32x4_t b) > { > return vaddvaq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint32x4_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u32" } } */ > +/* > +**foo2: > +** ... > +** vaddva.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint32x4_t b) > +{ > + return vaddvaq (1, b); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c > index 2a58225fbe3..cfe29bfd7be 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvaq_u8.c > @@ -1,21 +1,45 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddva.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32_t a, uint8x16_t b) > { > return vaddvaq_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddva.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32_t a, uint8x16_t b) > { > return vaddvaq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vaddva.u8" } } */ > +/* > +**foo2: > +** ... > +** vaddva.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint8x16_t b) > +{ > + return vaddvaq (1, b); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c > index a786b8974b7..3d19b46fdc6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int16x8_t a, mve_pred16_t p) > { > return vaddvq_p_s16 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int16x8_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c > index c688782180f..a148d15ead1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32x4_t a, mve_pred16_t p) > { > return vaddvq_p_s32 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32x4_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c > index 8438448f86c..f0b0c499d0d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int8x16_t a, mve_pred16_t p) > { > return vaddvq_p_s8 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int8x16_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c > index ec7a5fa5a7f..2fb316c50ab 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint16x8_t a, mve_pred16_t p) > { > return vaddvq_p_u16 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint16x8_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c > index b70968880ce..24bde90ec77 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32x4_t a, mve_pred16_t p) > { > return vaddvq_p_u32 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32x4_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c > index 69381b78cc4..f6710941119 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint8x16_t a, mve_pred16_t p) > { > return vaddvq_p_u8 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vaddvt.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint8x16_t a, mve_pred16_t p) > { > return vaddvq_p (a, p); > } >=20 > -/* { dg-final { scan-assembler "vaddvt.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c > index b4fc11f4aa4..6b9a99f2b07 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s16.c > @@ -1,21 +1,33 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int16x8_t a) > { > return vaddvq_s16 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.s16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int16x8_t a) > { > - return vaddvq_s16 (a); > + return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c > index 438b46ec246..50823b65ecc 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s32.c > @@ -1,21 +1,33 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int32x4_t a) > { > return vaddvq_s32 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.s32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int32x4_t a) > { > - return vaddvq_s32 (a); > + return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c > index b60b1f2da98..131edbe2b3f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_s8.c > @@ -1,21 +1,33 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo (int8x16_t a) > { > return vaddvq_s8 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.s8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > foo1 (int8x16_t a) > { > return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c > index de782127faf..7c0ac0e1395 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint16x8_t a) > { > - return vaddvq_u16 (a); > + return vaddvq_u16 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.u16 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint16x8_t a) > { > - return vaddvq (a); > + return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c > index c4672e42288..40779ed0f99 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint32x4_t a) > { > - return vaddvq_u32 (a); > + return vaddvq_u32 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.u32 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint32x4_t a) > { > - return vaddvq (a); > + return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c > index e4e149cfb61..d2a6ba8f0fb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vaddvq_u8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vaddv.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo (uint8x16_t a) > { > - return vaddvq_u8 (a); > + return vaddvq_u8 (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vaddv.u8 (?:ip|fp|r[0-9]+), q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > foo1 (uint8x16_t a) > { > - return vaddvq (a); > + return vaddvq (a); > } >=20 > -/* { dg-final { scan-assembler "vaddv.u8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1