From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-db5eur01on2082.outbound.protection.outlook.com [40.107.15.82]) by sourceware.org (Postfix) with ESMTPS id C5FFE3858D20 for ; Fri, 20 Jan 2023 17:44:44 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org C5FFE3858D20 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=AWGcERuYdA0SQAwgXVNdbP8UNTWyQ9lxqFlv9Tv+izM=; b=A2IWNIa5iryrDP9GoUX0lmzsGoKhwB2xgMKO2ktewrXD578CJTUShx/ZKSb5yaPe/+I5Uc5KIczPzkLIvuLvkbhGMn/idKDnzpa0gcZS43No2So/q6K5B/R4Ud9kdqBIrtpX3NOURgcgZ2+KK2OM6TSBpI0BmRMKOZH+xv/u0ac= Received: from DB3PR08CA0027.eurprd08.prod.outlook.com (2603:10a6:8::40) by DB4PR08MB8152.eurprd08.prod.outlook.com (2603:10a6:10:380::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.23; Fri, 20 Jan 2023 17:44:41 +0000 Received: from DBAEUR03FT048.eop-EUR03.prod.protection.outlook.com (2603:10a6:8:0:cafe::2f) by DB3PR08CA0027.outlook.office365.com (2603:10a6:8::40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27 via Frontend Transport; Fri, 20 Jan 2023 17:44:41 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT048.mail.protection.outlook.com (100.127.142.200) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6023.16 via Frontend Transport; Fri, 20 Jan 2023 17:44:41 +0000 Received: ("Tessian outbound baf1b7a96f25:v132"); Fri, 20 Jan 2023 17:44:41 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: c5b9710dfc062bae X-CR-MTA-TID: 64aa7808 Received: from 9455a55346c0.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 00794F89-B1BD-43A7-BFAD-6737970A7995.1; Fri, 20 Jan 2023 17:44:32 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 9455a55346c0.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 20 Jan 2023 17:44:32 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PPO93JXwiyS1bO3lVBAQIHK4K55Bns7x6agSjgCZ1HgRIVTaSd1IDzBBvwhokopmTf0EKWc2bGyq5Jhb4mKbZ7pWkmu0XCTHBlgp5DujFmFKx8HfnCVT8rafLBWwU9UbW8lYRoHvO8a2FH2DoQTuTF4AuCqSfxigZSSJ+vaAsw2h2vSk7OyV/70j7SeocrMd9MsWqJXID96rR9RZ8iWOjDJb9bctrsYsBIXBCLV3O2/NmAnv1uVBOYRcsee2chfoxFuT8t62IqzZD7l/PjwpB7Opdqg9WgMfbYKOy0rJROxJbXOf7oBRLXIycuQNZnLZRsm7UPuClD2QmLgs7mz+Tg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=AWGcERuYdA0SQAwgXVNdbP8UNTWyQ9lxqFlv9Tv+izM=; b=DkmAwzYWPKOzewXlsU3cIGjPMMniuiJo6Fmq5EaQkuInkh6VmUwSn7etspnM7EAs+3jiTE6S3UZkOBhtXNSNuoMsloGP1JGwE6mIKLRitb1Y404EV3kgGTcBKlgirRCpC1GoLQa1sRrB8NXXdtXBvfGgPS/EopO0LXXaXOe1jjQAoOVRXuwiq6ZR1P31h1V+UydbsXbjYe8si1ZVd3vcnIQKVl9uTGTUnMKgsceO4iIHOMRvEDptZczO+6ZydlhAAfvmzn8pOKRpc1loD6CNWnzSksit4qnXZeElvoXsmP5pajgU1y6Vme4XqYM9yqvVprWLtiuduRed3x7zcKs+Sg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=AWGcERuYdA0SQAwgXVNdbP8UNTWyQ9lxqFlv9Tv+izM=; b=A2IWNIa5iryrDP9GoUX0lmzsGoKhwB2xgMKO2ktewrXD578CJTUShx/ZKSb5yaPe/+I5Uc5KIczPzkLIvuLvkbhGMn/idKDnzpa0gcZS43No2So/q6K5B/R4Ud9kdqBIrtpX3NOURgcgZ2+KK2OM6TSBpI0BmRMKOZH+xv/u0ac= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by PAWPR08MB10042.eurprd08.prod.outlook.com (2603:10a6:102:34e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.23; Fri, 20 Jan 2023 17:44:27 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046%2]) with mapi id 15.20.6002.024; Fri, 20 Jan 2023 17:44:26 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 01/23] arm: improve tests and fix vclsq* Thread-Topic: [PATCH 01/23] arm: improve tests and fix vclsq* Thread-Index: AQHZLO3qYY2zTYMAZESO8LJlwK5/Qa6nk1nA Date: Fri, 20 Jan 2023 17:44:26 +0000 Message-ID: References: <20230120163948.752531-1-andrea.corallo@arm.com> <20230120163948.752531-2-andrea.corallo@arm.com> In-Reply-To: <20230120163948.752531-2-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|PAWPR08MB10042:EE_|DBAEUR03FT048:EE_|DB4PR08MB8152:EE_ X-MS-Office365-Filtering-Correlation-Id: e6ffdc87-5cfb-4891-147b-08dafb0e0295 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: Kvmt1ZvTgKT+BoyqFTdL/faghbRI6gQQQVJaE/058VwjefjdkSpQATzOwd/xVoRMn9T55spqRHcnBXSM0I7ddfn1eU/u1qNjEA0UXlKi0LBJUOrreqG+xJ3pga8kU6QyIxSc66LMoMJ9uOYNqQRy6p6GL1Jy9jRIrhzhtfKMMdBtvDz1PWX3kdi5DqGCFBpWC33+W1bOdKtcTtg1EZcn5Ajn6rorYsWHVfI2uV111Bd7/qJuk35xDU7FmmlGcFtduCSLKgv+rYVIj+2PoG2qZeOvHVKbsYkrHSBeU1LZiDLpbJiU59uLMuWgPZ9w6Rlim+FLsaObN8LxsNh9yvsisYlRlZ03CkHK8qDK2HJOo7O8gW+qulJYmBg5mATb7R+jDZWe7N7KEG+Lbn7edPV/DXg1mp859bsefiJ29a93GNZKJaIQHh/dFJkb7NQugM/98Qmho/K7RdER8DYzE2VnubEynJyyfPaoQpQE0m2EyEerhf3I4Fik48BzIx9XGOJfmp5qrP8Eo0iNldXQaNzexGF09lWaXSXdjjZ/nmeW+0HpY0BKYsD+7mE1GinIyyp1+BwwS3B9M1spz4ZLDieO5wD2/lF5W64uORpKzJg+7yUuYI9pLcv3U+SOqSGGT6nzGILL6/whSTQXpvIt4LLc/G8aH8i70jUe22eXYA4eSxjPtYGMsez0GVxnnwHvc56A5ynslF+v6qUFNVkbU75rOE5KAtC3mh8BCMipWeEwO3AZrc6TdasoZZ8IYFYItV77xYZglNaTZiEAEGXJLPxPIA== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(376002)(136003)(366004)(346002)(396003)(451199015)(33656002)(55016003)(64756008)(8676002)(66946007)(52536014)(41300700001)(66446008)(30864003)(76116006)(53546011)(186003)(8936002)(26005)(83380400001)(9686003)(6506007)(478600001)(4326008)(66476007)(66556008)(316002)(71200400001)(38070700005)(7696005)(54906003)(5660300002)(110136005)(122000001)(2906002)(38100700002)(84970400001)(86362001);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR08MB10042 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT048.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 015ac831-bdda-4f45-f2bc-08dafb0df965 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: B/ziLcl4w9QBRcbaXynetzviyB1VT7+tzthX9Gvo9EvLzWT0qLhHUgEaTNXtVYddk6KRBxnIHmpFwCVqS39AIiBrvLM/e66tziomLXjEE47/SIL1MXj8qKT4JdzWcdjeXWvMc/N6qzjtDvOyMU0I3qvHfLfFoA7VXF39S3DkNJWFybyb1UB0zjgx46jLvayagCTmhpOwtCy8Fqyw6vdGMm5QIqh8hHfYIOuoMmUjTv9m8KGvHV4PgDmMuEcDtflvPHdWR2y/qVY10U9FRX90hl23xCfkzGe/xfKZ+IC7d6UwkMiD/cfdcC32pmRi6bw/F37gZvAjxEhB971AOAEcZcPWtSwBb/MQGFf7XJnUYX39oIv50ZrhD3nzdfwAj4fKW7PpZqeJk+wkQNWU47eir1lZ05UVMPQWqqikqsDFw3GwmEM+5pbLCZVeRQ+lxJfl3MSd0/ryeIlExpxp67iKaCnRcN9xdqOp0JeiqswDBTBgNEKsL2Wh1XkxVXEcVfb9wKQPhmFEKO6XfO9HpARPy38wMjp2ampkV6+nDSOWHBVok+V4BnCxTwpvgSvKsJhca/EfOevL+fWlevt3GkNmurG1YNhP8gwMpyMwDbqzS52nW/rOtKmwa2Uxhw4sLQv+wQSS8e9YBRjgX2kGKUFuEpGD7eexXbuxX+FP6MqlNAUNV+Bt6nK1Ta9+xyymGMKgnvonW/MvZZHklxv3waoY5jBlmLptTnX8dGkg9/jrYxAJ/TwmplcH3COBif4+PfX1VpCWrxzEoWmlooMtcZ1y4Q== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(396003)(376002)(39860400002)(346002)(136003)(451199015)(46966006)(40470700004)(36840700001)(8936002)(52536014)(83380400001)(2906002)(8676002)(30864003)(47076005)(84970400001)(41300700001)(40460700003)(4326008)(5660300002)(70586007)(53546011)(70206006)(316002)(6506007)(336012)(186003)(54906003)(55016003)(110136005)(26005)(36860700001)(82740400003)(356005)(82310400005)(81166007)(9686003)(33656002)(7696005)(86362001)(478600001)(40480700001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jan 2023 17:44:41.7784 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: e6ffdc87-5cfb-4891-147b-08dafb0e0295 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT048.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR08MB8152 X-Spam-Status: No, score=-11.5 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Hi Andrea, > -----Original Message----- > From: Andrea Corallo > Sent: Friday, January 20, 2023 4:39 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 01/23] arm: improve tests and fix vclsq* >=20 > gcc/ChangeLog: >=20 > * config/arm/mve.md (mve_vclsq_s): Fix spacing. >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vclsq_m_s16.c: Improve test. I'd prefer something a bit more descriptive, like "Use check-function-bodie= s instead of scan-assembler checks. Use extern "C" for C++ testing." Ok with a fixed ChangeLog. Thanks, Kyrill > * gcc.target/arm/mve/intrinsics/vclsq_m_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_m_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vclsq_x_s8.c: Likewise. > --- > gcc/config/arm/mve.md | 2 +- > .../arm/mve/intrinsics/vclsq_m_s16.c | 33 +++++++++++++++++-- > .../arm/mve/intrinsics/vclsq_m_s32.c | 33 +++++++++++++++++-- > .../arm/mve/intrinsics/vclsq_m_s8.c | 33 +++++++++++++++++-- > .../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 28 +++++++++++++--- > .../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 28 +++++++++++++--- > .../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 24 ++++++++++++-- > .../arm/mve/intrinsics/vclsq_x_s16.c | 33 +++++++++++++++++-- > .../arm/mve/intrinsics/vclsq_x_s32.c | 33 +++++++++++++++++-- > .../arm/mve/intrinsics/vclsq_x_s8.c | 33 +++++++++++++++++-- > 10 files changed, 251 insertions(+), 29 deletions(-) >=20 > diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md > index f123edc449b..e35ea5d9f9c 100644 > --- a/gcc/config/arm/mve.md > +++ b/gcc/config/arm/mve.md > @@ -469,7 +469,7 @@ (define_insn "mve_vclsq_s" > VCLSQ_S)) > ] > "TARGET_HAVE_MVE" > - "vcls.s%# %q0, %q1" > + "vcls.s%#\t%q0, %q1" > [(set_attr "type" "mve_move") > ]) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c > index d0eb7008537..1996ac8b03e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s16.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, mve_pred16_t p) > { > return vclsq_m_s16 (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, mve_pred16_t p) > { > return vclsq_m (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c > index b6d7088a8e7..f51841d024e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s32.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, mve_pred16_t p) > { > return vclsq_m_s32 (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, mve_pred16_t p) > { > return vclsq_m (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c > index 28d4d966802..2975c4cda56 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_m_s8.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, mve_pred16_t p) > { > return vclsq_m_s8 (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, mve_pred16_t p) > { > return vclsq_m (inactive, a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c > index e57fbb97080..ed1b5c75b40 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s16.c > @@ -1,21 +1,41 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vcls.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a) > { > return vclsq_s16 (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vcls.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a) > { > return vclsq (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s16" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c > index 7fa3038d361..9e5369e04c6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s32.c > @@ -1,21 +1,41 @@ > -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ > -/* { dg-add-options arm_v8_1m_mve_fp } */ > +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ > +/* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vcls.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a) > { > return vclsq_s32 (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vcls.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a) > { > return vclsq (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s32" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c > index b0985484d1d..c4a9468f8e1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_s8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vcls.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a) > { > return vclsq_s8 (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vcls.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a) > { > return vclsq (a); > } >=20 > -/* { dg-final { scan-assembler "vcls.s8" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c > index ab09c9944ae..ea11eceb730 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s16.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, mve_pred16_t p) > { > return vclsq_x_s16 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s16 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, mve_pred16_t p) > { > return vclsq_x (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c > index 09a8dab2f51..1737c561a0b 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s32.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, mve_pred16_t p) > { > return vclsq_x_s32 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s32 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, mve_pred16_t p) > { > return vclsq_x (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c > index af40f7fa510..a7cdb612ee1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vclsq_x_s8.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, mve_pred16_t p) > { > return vclsq_x_s8 (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vclst.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vclst.s8 q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, mve_pred16_t p) > { > return vclsq_x (a, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1