From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on2045.outbound.protection.outlook.com [40.107.13.45]) by sourceware.org (Postfix) with ESMTPS id 5F00A385840A for ; Fri, 20 Jan 2023 17:49:16 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 5F00A385840A Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZSpeXGUPDf5f1nYeXmz4jLKV0uv5Dh8o+LRdEKIZLOg=; b=R8jB7Z9LZueGF9eIk0Lkuk13YfFEFgc1LORBIlsCdGjmYanwz0qUnhLvncsk7yFuQTpB6rxY4WT6atAqT8vfYnpgmSQ3722Z6sD7CT40rOuOV+hpKiIn0gt7lny2JQ8Z51KFRzVDbsxTScn2IY4ShXBNmYiIOIGdWk5RDOOkwSw= Received: from DB8PR06CA0061.eurprd06.prod.outlook.com (2603:10a6:10:120::35) by DB9PR08MB8292.eurprd08.prod.outlook.com (2603:10a6:10:3dc::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.25; Fri, 20 Jan 2023 17:49:12 +0000 Received: from DBAEUR03FT005.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:120:cafe::86) by DB8PR06CA0061.outlook.office365.com (2603:10a6:10:120::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.25 via Frontend Transport; Fri, 20 Jan 2023 17:49:12 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT005.mail.protection.outlook.com (100.127.142.81) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6023.16 via Frontend Transport; Fri, 20 Jan 2023 17:49:12 +0000 Received: ("Tessian outbound b1d3ffe56e73:v132"); Fri, 20 Jan 2023 17:49:12 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: e3fab3c4dd9efde7 X-CR-MTA-TID: 64aa7808 Received: from 3408f3ac56ee.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id EB466E18-DF51-4A0F-87A9-78044FC0715B.1; Fri, 20 Jan 2023 17:49:02 +0000 Received: from EUR03-AM7-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 3408f3ac56ee.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 20 Jan 2023 17:49:02 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=m0IF6kqEQc0IMvzMcsw1FeZ6her3TpipweM1jwubSU6L6VlTtbCt0x1KR/ZXByBGfD4mzdsilsxwxYr0QfBoHUaXk1V9A6B7wVoHhTfA4CzcGSHMrVNtJf8C/0E9jUJX+LwfyyCyhvprE1UMFQYww93gqDcdfTPpxNr1LhrNt+aerfoqiaB74P9eyjQixRHbmaOnpRnCRuUC9H4L0ZZxVwq9GUQgix8hBhAT39wixHHelulTxCALjdIVO52ZLc2T9gLkewt9jAAC1+tZecK4tf5yLBfpPScH0JqfCucTcbShPsvhXMRkRkx++fA+nL8iGBGDkCJJBAiRjKAmM9VDGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZSpeXGUPDf5f1nYeXmz4jLKV0uv5Dh8o+LRdEKIZLOg=; b=b0rVcPkpD4aHQAArL/MEiV9H9Ba65EozXURlMS7hY57kEWO5UB9Tryz2o0qhEVyJfnLYv8xhPlf4iDuscgiXJxX8YEpDckE39sis/G0Ln2E+5nwMh4nyaMqY6KkE/Tn339CW7Jtgd6I0IfO3o5mbK5A++hueSaAGbCUud9NUq0TNFnylmjAYdYxaqoDj/8TnPAaefNmGOwGraqOs0J1Z4zcpFOqDTdDeJa+GKE8/VeCZVir9enN6XTggwR3ZcgjMYCCyGrEikL0rPVEC6PFT+fL9XVYTTtkb9Wl9/TvEm1jd7CEjFCgmG0Y7F/D1/+c4ddnmsvv5eOprOREXjmtoyA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZSpeXGUPDf5f1nYeXmz4jLKV0uv5Dh8o+LRdEKIZLOg=; b=R8jB7Z9LZueGF9eIk0Lkuk13YfFEFgc1LORBIlsCdGjmYanwz0qUnhLvncsk7yFuQTpB6rxY4WT6atAqT8vfYnpgmSQ3722Z6sD7CT40rOuOV+hpKiIn0gt7lny2JQ8Z51KFRzVDbsxTScn2IY4ShXBNmYiIOIGdWk5RDOOkwSw= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by PAWPR08MB10042.eurprd08.prod.outlook.com (2603:10a6:102:34e::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5986.23; Fri, 20 Jan 2023 17:48:58 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::a7d2:445d:606d:7046%2]) with mapi id 15.20.6002.024; Fri, 20 Jan 2023 17:48:58 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 04/23] arm: improve tests for vmulhq* Thread-Topic: [PATCH 04/23] arm: improve tests for vmulhq* Thread-Index: AQHZLO3ts9+w7moB+Em3VqIHAaBn4a6nlQlQ Date: Fri, 20 Jan 2023 17:48:57 +0000 Message-ID: References: <20230120163948.752531-1-andrea.corallo@arm.com> <20230120163948.752531-5-andrea.corallo@arm.com> In-Reply-To: <20230120163948.752531-5-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|PAWPR08MB10042:EE_|DBAEUR03FT005:EE_|DB9PR08MB8292:EE_ X-MS-Office365-Filtering-Correlation-Id: 3c73d631-6b02-4d52-3a12-08dafb0ea409 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: QfNnJosvlX2QgZPGHeRUQ95IhhR10obJp9Hb0usbe9xgiHIzBIG6mLLuPUExIbBEqQB2uaHoi1skR2BNwQcwvPEG/MVv2dqbP39Sov3zujnYOsrDzmMBlOgU9qJn84sBsV1J0YKa3/JuULHpNe+4BnHGzJaLOm2Hma5fgv2zv0bTOtDpOInLV90xADWbxYFbzGutdz833vDf5iY65AwP0qTyqd6UeFyEv3YjOGQSx0AD0jaj4mnZkB4QSlKJ2WTwhjIAH1p1N6ScpGgeGmBZA2blLc27Rq+2mgT4x5FDYYi+DS3Mai2J30busMQWdS08RpyJs+qoKS/IKAgvO9Cprk84UUv93Cmf+3O0pBwEymWn41SM1vPCPfKzR+T1Xdc2OUoTgocdQQMHESxy4l7GTQlDTQEnc4k95lP8FZxUdw1kmXUimG0hGv9stK1MTOY1K/cUiO6d5RVzlE+nY526xfYyrQgZKAQjX2tg0YAlYAqDHfoFFT4ahhoD+025GNvgW32VeGVVctMfJqTIUo1nPYvSZwoDZ60bE4uXXUtwQrKCf5x2a1YMRCXl8G09M6v4ZEdmzT4qsJTQ3lY6gs8m3poETh4N+yA34SKdtUve3yVXdy4Bxde9HRXk+ynpCXGj13gIkGtZUF+2Ad7ANDLtGeNJ3fHJy99EgpvSzGKYruZg4eAigsJeta+fTrTMFKusHyn/E6hn13NeWhHOgz9zZuE5CJLIN83o9zAOK9C33zcYJlN9v1sZXUvOQiWNrntZKcLQWeaIwWiAI22KX9QHzw== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(39860400002)(376002)(136003)(366004)(346002)(396003)(451199015)(33656002)(55016003)(64756008)(8676002)(66946007)(52536014)(41300700001)(66446008)(30864003)(76116006)(53546011)(186003)(8936002)(26005)(83380400001)(9686003)(6506007)(478600001)(4326008)(66476007)(66556008)(316002)(71200400001)(38070700005)(7696005)(54906003)(5660300002)(110136005)(122000001)(2906002)(38100700002)(84970400001)(86362001)(579004)(559001);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR08MB10042 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT005.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 57b5f6ec-0d33-4526-48ba-08dafb0e9b4c X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: jlnmFi2AMed1rwqS4+UVawhxcX178McXjEYLsnExP8xplJnFmSKS2aeEnKhFBpHYWtDmWDrFwwmxvgiUIoQN2q2RxR34h621wNzGj0L+mlFmuqqaCFe+asGaXZrKC6WTeHU/OjcAf9InpMt0MEaqqdXxDS5yV5JkSSJ/To1cVRLwlth+Qqsh/p8OSvCiTiHejswM9A31PZe9JbRyCCBtP2BzWt2nu0rIZyaHlBYLZ8vPb3v7u6rhxMXBbTbejndJSJGIH5urQyAYuKJwCyY3qcMSp4QhUirulwSNcY1tAga+20mN91iVu0ZBHfeN0Kr6bZkonLHWZvz2lgxT3c3nlpoTTPGvlzD1kb5/7PKUSxpx3HMr1CAvvnGZ+3HDbTFVRVH1ZCOXmkGAvxHvGJxH6LHFm1AdeJOgLum1MCyg8R1bkYwAcSD565qXD4xPNq9987drVzQ/nOqATA8GP7VzYohPPy32bkB+6pPRqi8RCIrRlrolNZ2ZroSHh2sY0XjdMrvjbSXH/9k6MrmFPJpVcVlYh2vJb5oMam29ZKdLY2PRznfhqARf3Iyny+bHiJtYDkDfSzpq92C5OEaMiwdb9MCQL+QQQSgQeuveyrMpUUUxBJBUpMTzfGb46yEdsTt4HsygonyGJnLgRYn0Q2sqQUydfbyrBXLyrGl4qf6lrp0xUQELo8v5cQsnfxhLbH87X/RC82dwP9Xf877H9Co/yeRQWqig1IpuC4tBVkosbB+iZCO/tww98q6e1csoxXbG7ewZugUHTh56dOP7dI00Lw== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(346002)(396003)(39860400002)(376002)(136003)(451199015)(46966006)(40470700004)(36840700001)(5660300002)(2906002)(83380400001)(41300700001)(52536014)(8936002)(30864003)(70586007)(53546011)(55016003)(47076005)(82310400005)(356005)(81166007)(33656002)(86362001)(70206006)(40460700003)(40480700001)(4326008)(36860700001)(7696005)(54906003)(110136005)(84970400001)(478600001)(9686003)(186003)(26005)(82740400003)(316002)(336012)(6506007)(8676002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jan 2023 17:49:12.6528 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3c73d631-6b02-4d52-3a12-08dafb0ea409 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT005.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB8292 X-Spam-Status: No, score=-11.5 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Friday, January 20, 2023 4:39 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 04/23] arm: improve tests for vmulhq* >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c: Improve test. Ok as before. Thanks, Kyrill > * gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c: Likewise. > --- > .../arm/mve/intrinsics/vmulhq_m_s16.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_m_s32.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_m_s8.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_m_u16.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_m_u32.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_m_u8.c | 34 ++++++++++++++++--- > .../arm/mve/intrinsics/vmulhq_s16.c | 24 +++++++++++-- > .../arm/mve/intrinsics/vmulhq_s32.c | 24 +++++++++++-- > .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 24 +++++++++++-- > .../arm/mve/intrinsics/vmulhq_u16.c | 24 +++++++++++-- > .../arm/mve/intrinsics/vmulhq_u32.c | 24 +++++++++++-- > .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 24 +++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_s16.c | 33 ++++++++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_s32.c | 33 ++++++++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_s8.c | 33 ++++++++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_u16.c | 33 ++++++++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_u32.c | 33 ++++++++++++++++-- > .../arm/mve/intrinsics/vmulhq_x_u8.c | 33 ++++++++++++++++-- > 18 files changed, 492 insertions(+), 54 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c > index 4971869a27b..a7d8460c265 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vmulhq_m_s16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t inactive, int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s16" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c > index 3006de7fd24..997fdbe8d23 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vmulhq_m_s32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t inactive, int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s32" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c > index fbcef24ffc3..567461ff111 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vmulhq_m_s8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t inactive, int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s8" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c > index 7059fecf047..9b813829cd6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vmulhq_m_u16 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t inactive, uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u16" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c > index 1c2de7081cf..248432a2fe0 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vmulhq_m_u32 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t inactive, uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u32" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c > index 5eed85fb2d9..464180c1988 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c > @@ -1,23 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vmulhq_m_u8 (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t inactive, uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vmulhq_m (inactive, a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u8" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c > index a7260df0f51..0950c06ee05 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s16.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b) > { > return vmulhq_s16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s16" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c > index 4fe46e62fc8..db2ab42a1e9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b) > { > return vmulhq_s32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s32" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c > index acc08039bb5..8bb2239005f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_s8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b) > { > return vmulhq_s8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.s8" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c > index 37e40f06d72..bb88136589c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u16.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b) > { > return vmulhq_u16 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u16" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c > index 5673d91486c..d42c41acb73 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u32.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b) > { > return vmulhq_u32 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u32" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c > index 29c6312bb7c..c666a9631af 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_u8.c > @@ -1,21 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmulh.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b) > { > return vmulhq_u8 (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmulh.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b) > { > return vmulhq (a, b); > } >=20 > -/* { dg-final { scan-assembler "vmulh.u8" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c > index b783570be19..a323c961838 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vmulhq_x_s16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int16x8_t > foo1 (int16x8_t a, int16x8_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c > index 003485be70b..98168b1be06 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vmulhq_x_s32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32x4_t > foo1 (int32x4_t a, int32x4_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c > index d2359cd371b..b50f59b3df4 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vmulhq_x_s8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.s8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int8x16_t > foo1 (int8x16_t a, int8x16_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c > index c052c4ac007..afa803c2917 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vmulhq_x_u16 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u16 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint16x8_t > foo1 (uint16x8_t a, uint16x8_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c > index 7eeba8be611..221795478cd 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vmulhq_x_u32 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u32 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32x4_t > foo1 (uint32x4_t a, uint32x4_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c > index ff2a53fc160..4383e2e7574 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c > @@ -1,22 +1,49 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +#ifdef __cplusplus > +extern "C" { > +#endif > + > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vmulhq_x_u8 (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vmulht.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmulht.u8 q[0-9]+, q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint8x16_t > foo1 (uint8x16_t a, uint8x16_t b, mve_pred16_t p) > { > return vmulhq_x (a, b, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > +#ifdef __cplusplus > +} > +#endif > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1