From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2052.outbound.protection.outlook.com [40.107.247.52]) by sourceware.org (Postfix) with ESMTPS id C50EC3858D37 for ; Fri, 28 Apr 2023 16:54:27 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org C50EC3858D37 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8A/srumpm0rf56z5c0aJKobDvAhfC/adlDRWZEFmcxM=; b=G2SjxMqB3AnU3CelioAPxwG2QB6slWev/kp+5pWuti8R2dUP14rcgpI1P4kx0mbGKeDDY7ENV2wCnaPU5rPX+QkCgro+cHrDxJhT4aipN6ipsiKO7cgoeUAoWEU2CYGQvkDAwXkrb5Xoe2lq/EVFv8P2+OUZ6MFsyj+oUl8xt3c= Received: from DUZPR01CA0006.eurprd01.prod.exchangelabs.com (2603:10a6:10:3c3::13) by DU2PR08MB10185.eurprd08.prod.outlook.com (2603:10a6:10:49e::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.24; Fri, 28 Apr 2023 16:54:20 +0000 Received: from DBAEUR03FT023.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:3c3:cafe::85) by DUZPR01CA0006.outlook.office365.com (2603:10a6:10:3c3::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.23 via Frontend Transport; Fri, 28 Apr 2023 16:54:20 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT023.mail.protection.outlook.com (100.127.142.253) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6340.22 via Frontend Transport; Fri, 28 Apr 2023 16:54:19 +0000 Received: ("Tessian outbound 5154e9d36775:v136"); Fri, 28 Apr 2023 16:54:19 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 0b40e46c8f94db32 X-CR-MTA-TID: 64aa7808 Received: from 50bdfd553413.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 8C96D27E-E217-4460-9472-B68233A0D5E5.1; Fri, 28 Apr 2023 16:54:13 +0000 Received: from EUR01-DB5-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 50bdfd553413.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 28 Apr 2023 16:54:13 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=njk0GJQsOgNhx//qz+/FWJdwcjtMs0FG9IiU+rhyHPm3LtN18gjChxXOgnGXCavzkka9XVwk8D2C3N7i7IxUdqRLt97ts9JYNWKXwZkcCZ4+syQbWOpp2D9ivl7zUkeX/mxfrNpeiFXo1oxsPEUOC7RAw2o697t+caS8MMIuKBi94f0dPGsZxbgZG+/FqNRBQZPp3l2/UZyJkRb5552crvPQfjF4O4FFiuWVO4wpTVrtM/g2qTICS8jfxtKcDOvxsl7cYkBXuzXUznUkZkztrlc+oharelen/h1T6oUNZgQ16EL4As1iXKZSLNfakBmYaLFMDFQF9rbSuCeF1wZkhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=8A/srumpm0rf56z5c0aJKobDvAhfC/adlDRWZEFmcxM=; b=KX4HwAeHsqVcBdWASUMy+WOsI7ssuULxPQCnuZDHHqr1hLIdF21TWIJUR8vqgvZDWvpN8TNz1eI0efrY2kz/gv96G+Eyla7etu14f+r78nfcf60NkzKQIC0Zf0L3P7z2AViOv8sqmbGP6md+C7MdRqB7ykYcf16CUTgCOkZyYzvvY16Hb94Pwk6nmoU4IgtJlGcMgQH+lvrffcZ2tYhqsZVQ7rVUDsadgrACFq4bBWmllZTeHYkwD1lJP+IrV54tKW97qmlNjtx5c3qdt5Q7aAD0LFMPYjT0ckoPwNetIMl7XntLTx/RSH4l4qlPbFmFBResy4QpGwRaJV3inz1POg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=8A/srumpm0rf56z5c0aJKobDvAhfC/adlDRWZEFmcxM=; b=G2SjxMqB3AnU3CelioAPxwG2QB6slWev/kp+5pWuti8R2dUP14rcgpI1P4kx0mbGKeDDY7ENV2wCnaPU5rPX+QkCgro+cHrDxJhT4aipN6ipsiKO7cgoeUAoWEU2CYGQvkDAwXkrb5Xoe2lq/EVFv8P2+OUZ6MFsyj+oUl8xt3c= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DU0PR08MB8470.eurprd08.prod.outlook.com (2603:10a6:10:406::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6319.33; Fri, 28 Apr 2023 16:54:09 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::db73:66ba:ae70:1ff1]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::db73:66ba:ae70:1ff1%3]) with mapi id 15.20.6340.024; Fri, 28 Apr 2023 16:54:09 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Stam Markianos-Wright Subject: RE: [PATCH 09/10] arm testsuite: XFAIL or relax registers in some tests Thread-Topic: [PATCH 09/10] arm testsuite: XFAIL or relax registers in some tests Thread-Index: AQHZecTmcnLpdJgSxEabHqro8qoOkq9A8GHA Date: Fri, 28 Apr 2023 16:54:09 +0000 Message-ID: References: <20230428113002.482343-1-andrea.corallo@arm.com> <20230428113002.482343-9-andrea.corallo@arm.com> In-Reply-To: <20230428113002.482343-9-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DU0PR08MB8470:EE_|DBAEUR03FT023:EE_|DU2PR08MB10185:EE_ X-MS-Office365-Filtering-Correlation-Id: f9ff3a8a-02c1-4597-045f-08db480935ea x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: uWEHERmpcLLq40c1L2w82D1A9OSD+CARnXUM9BrpwBPnJwuXOQxxzZ7vWtfFi7aGdQW6wMj2iLRSHGTv6pPXz0h96mZke3kgmA8QQd8UbF1MND57aoVGyK3IJvZmsUgFmw1QQSOJ9JtqOeBN5J994vgUvujdJDc/xrOnVF6OegfvJQ3Cjbl4vSvPO9KGdC8rhEB2jbD66uUYCIipXIkl9tgcji4+YQwzvQ8O3BOJk2S4p5eqPjOYibvqjbpKTZmjNRF5P05Q2hx/HVbraFSUET/HlydQ2NpEzOT8Ibe5/0eu/4myYvzXhtpJKdgWJsTZGwKJL9E5DVPq7MwLv7H5P7+kGrAbJEXICE2I4AmyvTMXH7nPcGDh60sAg/VkvmvRzXkanSX3u7/7xWaN8n2u2Od6XJ5dxUHiniuKpICHaTdxnayFUntlM0hX8GmUMkL+rktBb0qodFi37R9QYLw+SA+Vh/IW7FDlF4KkHp33NMS/P+D/66uYfe0x290PyFHFrnr3IQNYsgAblWCsVRmG4mdJmNGrBkwWd64lgJJf0umiLSXDNqr1j3rHs99Yrx6FRKFc26mqzhfoN8MfYidocqoB2/TPmOSBdibk2SxVRI2d5RDr647N94VmMw/QuuSuGPuY9s5h5iYoMUOMJOw6nQ== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230028)(4636009)(366004)(136003)(376002)(346002)(39860400002)(396003)(451199021)(54906003)(38070700005)(110136005)(30864003)(478600001)(316002)(66446008)(66476007)(76116006)(55016003)(66946007)(122000001)(4326008)(64756008)(66556008)(41300700001)(8676002)(2906002)(8936002)(52536014)(38100700002)(5660300002)(6506007)(186003)(33656002)(86362001)(26005)(9686003)(55236004)(53546011)(71200400001)(7696005)(84970400001)(83380400001)(579004)(559001);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8470 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT023.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: a5e7d78a-6f9b-4452-f384-08db48092fb4 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: yqqyNb5hq/RnE/+zi4noxPewfVgh1JmyqpwMJRDo5b1fJIoHgR1FwcxPDNdEzKYmgk3VigYBdtIAOxsovl+5CoyrwMHPrA4n3gl+A38qfv8JZvKNYwytKoX3I3F3MlQpUCkU3ieaceVmsdSXIDdxelMB27WH+GaTilkGZ6g//xqvPG9EwKsCy+YCCnHZQkzJ7Re8FfCyTAW8W/p2Wvg72JXJDxL9WLiFijZ7+EFt37EQyXqIRHXfC7bh4vZ5FX3VXN4d7UZCAMccPHpXZCE+NHlfQaH6Xf7yo34TNsthZxv3v48I9BdGzgr4gkolJwLOHXG0Vb3rc6c/smHU0klkupc58HA12Rriv0u1FTj4qaUwbUIqDvLLdv0wd4I80xinZfjHRzdnMtiSsjQ0ARATgu7PHgxoGarCfY90ofwvS6ZZIfDSZhHlvk7ZLTWvzJFm1DmXIyaIRTX/HGAT49aRrI1b4KpYoHyMofx78Fo1YAAcIhYGuBfknLGRwNWcae6HO0oJR/QTsfY3s5KFjh08yTrEiCJOMl/VSVkLE20snYn1tmqgOwJN4BrJ31v5+dRm0d5sxLgBBhMnkEn8zZS7wOVisMZdMOxKhaTXHbEd9JVkIb3HhVQwnuqosU/0behPbCzymlxIpMa4k2sCL8lbHpHBPwjfMflCrsY6sng7ohC1d/tumIcUhcUaEzTzDWjBYHBmnYl3lQLfMFj04pUgTnpZsN4qldDDi0WI9vIuB5uK+Pax81wtqbe81JJjBaprjvvPHHZlzGr9HqXrkIvcnQ== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230028)(4636009)(376002)(136003)(346002)(396003)(39860400002)(451199021)(36840700001)(40470700004)(46966006)(70586007)(70206006)(33656002)(30864003)(2906002)(40460700003)(82310400005)(7696005)(26005)(9686003)(6506007)(81166007)(53546011)(356005)(41300700001)(55016003)(186003)(4326008)(82740400003)(316002)(40480700001)(5660300002)(83380400001)(8676002)(36860700001)(336012)(8936002)(84970400001)(52536014)(478600001)(47076005)(54906003)(34020700004)(86362001)(110136005);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Apr 2023 16:54:19.9335 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f9ff3a8a-02c1-4597-045f-08db480935ea X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT023.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU2PR08MB10185 X-Spam-Status: No, score=-11.4 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,T_SCC_BODY_TEXT_LINE,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Friday, April 28, 2023 12:30 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Stam Markianos-Wright Wright@arm.com> > Subject: [PATCH 09/10] arm testsuite: XFAIL or relax registers in some te= sts >=20 > From: Stam Markianos-Wright >=20 > Hi all, >=20 > This is a simple testsuite tidy-up patch, addressing to types of errors: >=20 > * The vcmp vector-scalar tests failing due to the compiler's preference > of vector-vector comparisons, over vector-scalar comparisons. This is > due to the lack of cost model for MVE and the compiler not knowing that > the RTL vec_duplicate is free in those instructions. For now, we simply > XFAIL these checks. I'd like to see this deficiency tracked in Bugzilla before we mark these as= XFAIL. > * The tests for pr108177 had strict usage of q0 and r0 registers, > meaning that they would FAIL with -mfloat-abi=3Dsoftf. The register check= s > have now been relaxed. This part is ok. Thanks, Kyrill >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/srshr.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/srshrl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/uqshl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/uqshll.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/urshr.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/urshrl.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadciq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vadcq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbciq_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_s32.c: XFAIL check. > * gcc.target/arm/mve/intrinsics/vsbcq_u32.c: XFAIL check. > * gcc.target/arm/mve/pr108177-1.c: Relax registers. > * gcc.target/arm/mve/pr108177-10.c: Relax registers. > * gcc.target/arm/mve/pr108177-11.c: Relax registers. > * gcc.target/arm/mve/pr108177-12.c: Relax registers. > * gcc.target/arm/mve/pr108177-13.c: Relax registers. > * gcc.target/arm/mve/pr108177-14.c: Relax registers. > * gcc.target/arm/mve/pr108177-2.c: Relax registers. > * gcc.target/arm/mve/pr108177-3.c: Relax registers. > * gcc.target/arm/mve/pr108177-4.c: Relax registers. > * gcc.target/arm/mve/pr108177-5.c: Relax registers. > * gcc.target/arm/mve/pr108177-6.c: Relax registers. > * gcc.target/arm/mve/pr108177-7.c: Relax registers. > * gcc.target/arm/mve/pr108177-8.c: Relax registers. > * gcc.target/arm/mve/pr108177-9.c: Relax registers. > --- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c | 2 +- > gcc/testsuite/gcc.target/arm/mve/pr108177-1.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-10.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-11.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-12.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-13.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-14.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-2.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-3.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-4.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-5.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-6.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-7.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-8.c | 4 ++-- > gcc/testsuite/gcc.target/arm/mve/pr108177-9.c | 4 ++-- > 38 files changed, 52 insertions(+), 52 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > index dc63c527743..9f8111438a1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u16 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > index 8c5d185ca22..799d3bcdab1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u32 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > index 2296f3e1655..16c3617c104 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u8 cs, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > index 1d870428c55..2f84d751c53 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > index 8b8610b0617..6cfe7338fce 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > index 409c9de58ba..362e830c908 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i16 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > index c3b1736bfa1..583beb97849 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i32 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > index 3728c738b54..db7f1877d73 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i8 eq, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > index 4e9a346ab14..978bd7d4b52 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 ge, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > index 2cf1d1ab0b6..66b6d8b0056 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 ge, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > index 89d8e2b9109..9c5f1f2f5c8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 gt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > index 482ac094cf3..2723aa7f98f 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 gt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > index 085b8277736..5712db2ceef 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u16 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > index a62a73ff24c..f7a25af8574 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u32 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > index f05c9d24643..8cd28fb1681 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.u8 hi, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > index 4f6276484ba..1d1f4bf0e58 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 le, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > index e71dcb8f174..bf77a808064 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 le, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > index c6fdb08d8ae..f9f091cd9b3 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 lt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > index 4f1ac3c0977..d22ea1aca30 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 lt, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > index e36d8a95a85..83beca964d6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c > @@ -39,7 +39,7 @@ foo1 (float16x8_t a, float16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f16 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > index 7262503eee6..abe1abfed2a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c > @@ -39,7 +39,7 @@ foo1 (float32x4_t a, float32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.f32 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > index 71d878dff9f..ca55fe2f76c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c > @@ -39,7 +39,7 @@ foo1 (uint16x8_t a, uint16_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i16 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > index 3f997e8e487..77bac757d68 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c > @@ -39,7 +39,7 @@ foo1 (uint32x4_t a, uint32_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i32 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > index 9917a95ffb7..352afa798d1 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c > @@ -39,7 +39,7 @@ foo1 (uint8x16_t a, uint8_t b) > } >=20 > /* > -**foo2: > +**foo2: { xfail *-*-* } > ** ... > ** vcmp.i8 ne, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > ** ... > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > index 2d42062bc8e..8383b4d9e3a 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-1.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > index 4db594f588f..7b1cd3711d8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-10.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > index 329fcb33eeb..e6ae8524052 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-11.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > index 3f7c5b2a4c1..e352508e07e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-12.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > index 2f82228d8f6..13afa92771d 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-13.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > index ba6196b7994..a093cd4b708 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-14.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrwt.32 q0, \[r0\] > +** vstrwt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > index 52c8d87ccc8..da4181ff0b7 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-2.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.8 q0, \[r0\] > +** vstrbt.8 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > index ac89e7ea883..9604fd100e6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-3.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > index dc4f7ddab07..07ba37b466c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-4.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.16 q0, \[r0\] > +** vstrbt.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > index d1dfd328d66..72c1dd5a4d6 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-5.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > index fa70dde9eeb..3fedc9b98c8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-6.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrbt.32 q0, \[r0\] > +** vstrbt.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > index 73cd8605171..c3b440c3b6c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-7.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > index 187c2b3f4ce..5c450b81d1c 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-8.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.16 q0, \[r0\] > +** vstrht.16 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > b/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > index caecd18a881..b5084efcc00 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > +++ b/gcc/testsuite/gcc.target/arm/mve/pr108177-9.c > @@ -7,9 +7,9 @@ > /* > ** test: > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > -** vstrht.32 q0, \[r0\] > +** vstrht.32 q[0-9]+, \[(?:ip|fp|r[0-9]+)\] > **... > */ >=20 > -- > 2.25.1