From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-eopbgr70043.outbound.protection.outlook.com [40.107.7.43]) by sourceware.org (Postfix) with ESMTPS id DF2C0385222A for ; Tue, 22 Nov 2022 16:57:50 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org DF2C0385222A Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3uYjT+bT1P0LM8dQzlnnEWe7uhP2Ahn9FncZo5B/RQg=; b=G8dtVvwtz6RWFhlYacpCmJ/TkqpScOqlKzB5r65M/rBftZ6SOMoKxj/n+jR9QYwiEt5aqz2K2BX59n+t1RKRYZmNJLCyNFoAbFDUD2ekfsUS9k/UKXIfSWIKvo3REtj3AYNUyJBWHDVV1gNCgxE5V+teD0uUc5t9pz4iWO7Jta0= Received: from ZRAP278CA0001.CHEP278.PROD.OUTLOOK.COM (2603:10a6:910:10::11) by AS8PR08MB7370.eurprd08.prod.outlook.com (2603:10a6:20b:446::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:57:48 +0000 Received: from VI1EUR03FT026.eop-EUR03.prod.protection.outlook.com (2603:10a6:910:10:cafe::ae) by ZRAP278CA0001.outlook.office365.com (2603:10a6:910:10::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.15 via Frontend Transport; Tue, 22 Nov 2022 16:57:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VI1EUR03FT026.mail.protection.outlook.com (100.127.144.203) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Tue, 22 Nov 2022 16:57:47 +0000 Received: ("Tessian outbound 0800d254cb3b:v130"); Tue, 22 Nov 2022 16:57:47 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: c18c656c14365ff5 X-CR-MTA-TID: 64aa7808 Received: from 024b26199299.3 by 64aa7808-outbound-1.mta.getcheckrecipient.com id EBF96FED-27D1-4ECC-B1F9-DC103C92D7F2.1; Tue, 22 Nov 2022 16:57:40 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 024b26199299.3 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 22 Nov 2022 16:57:40 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=oc7Vi3XUxt/MtHiG8IOaLj6v3FI+c09CMgH6Ir12l6415O1ybEl6u4w5H6WKtPd/BQ69sukuMpxDQV9J/ySi1/qF1dj2zajkUuJKYGUKnbaS7gKylWjNBAbJNCEXc9D1Z0eBsW7hp83uGGKVsQzojqCaNPWclsYmcEkGpXNrY9jU3KjAIqrwQm0Qv/Kbo6x+8yQ9Vj8X3luJwY+Be0aBOKaoyTZABomB5c/LsSpIAjyO1nwoehdnykH7BdjortGAHXESutSFn35bYzSduOkpPv9L4raW41olLeCZ2773oBPS0hOUIVBq3Tt15BpU2ZOvhPY8hhQ9OQB6SiXOIKJcIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3uYjT+bT1P0LM8dQzlnnEWe7uhP2Ahn9FncZo5B/RQg=; b=Qv1UryrhpNw87wzkxk0E/Ck/dWfHi2sjqzoorJ73+MVmEc130t7bhnwn/6YLiGygOqRCE2k1lQuOeAPWrqb8tPqV7gV7rioz/nys5aKg8wUwjtSRd1Dd1dFVw24gX62rsIpJSdKXsGvHlPfaMG/dLzKGIxMfl5DQaBPCW5mXLBgGjmLRBUzUJTCHJozYpQRxWB+7t5I9UoLkLl90gLJm9gcc5RW3DNQVY6LP2I79bCqtzdcF3ygCWWbR1DcaIs5h48OpNaHEAlIKzPdHcOkmaBIYBdSeSSaXNqf8F6l4EgPJAKueFvwxVTmSNTbn30naTXPFlZKxkG8QLibnqM9FyQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=3uYjT+bT1P0LM8dQzlnnEWe7uhP2Ahn9FncZo5B/RQg=; b=G8dtVvwtz6RWFhlYacpCmJ/TkqpScOqlKzB5r65M/rBftZ6SOMoKxj/n+jR9QYwiEt5aqz2K2BX59n+t1RKRYZmNJLCyNFoAbFDUD2ekfsUS9k/UKXIfSWIKvo3REtj3AYNUyJBWHDVV1gNCgxE5V+teD0uUc5t9pz4iWO7Jta0= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by GV2PR08MB9328.eurprd08.prod.outlook.com (2603:10a6:150:d4::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:57:38 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292%9]) with mapi id 15.20.5857.017; Tue, 22 Nov 2022 16:57:38 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 28/35] arm: improve tests for vqdmlahq_m* Thread-Topic: [PATCH 28/35] arm: improve tests for vqdmlahq_m* Thread-Index: AQHY+qMP72PlbzAiwUK5Nuquab3FIK5LMb2g Date: Tue, 22 Nov 2022 16:57:38 +0000 Message-ID: References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-29-andrea.corallo@arm.com> In-Reply-To: <20221117163809.1009526-29-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|GV2PR08MB9328:EE_|VI1EUR03FT026:EE_|AS8PR08MB7370:EE_ X-MS-Office365-Filtering-Correlation-Id: 3c795b1b-46d5-4d1d-f4bc-08daccaaaf23 x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: mtfQRnP6trGy9vpGXIYtHwjC//Udo+v+e7dFtPCMTuF00E21fzTI6xEUeEnI9IIlZ2Y8w5z+V5+iA+7cwW2/cbJqupTL1Ns8r4XHTh9dOKcWxyOCKufYg63nAiV16AeudLQq/7cAsvIXfybRoagffnTp6xIbnibgMiwJYjQ6F9SzwoaupezODdGAmSoWmdmMlogXq/ktqhzk5Fji/wGz0i7hho5TjKZUWXnr4CzSWoayjz6Gfc9LVot3RsSGldBUEiFNXTJJtEjrpTcaxOdWL7/loXuLk54LpXQC+mbJdSgpe0BG5/IHY7RfY+1rWABdxF9ny6CYTNBekkytm6rk2iwYKfOC5FtehwNlXN7DIgGLGhyznNZZVpOXtsetDd3xcTYLmMp1JgCVj+wJ7vAcTnUXEI7HoVze/CHOf6mBPzrwoXEdSGSDbbebokDZfEyyAZgNWvnRKEIkeL5EQNJj9KnenB8q5A/Ss25xTmrWMRFvgIi6nlnS8d9+joHN7izot6BtQZ2Ppm255+F7bkDbCQrQ/S9TNYlEqT4WW46+R7339R8sTA5ZugWLW2d0Cp2cO2cUOIno/EDKvq9ohSPFFsR7wJOWZuZ14qqo/jqbHK9ayp7TQJf3b6w4ffcOLNR4R/VCPf+A1LJkQBNgL1RBP0oRtKqaOZtFOJ2R4/By95GHQWwMKJ3FHoMv62Ulc9vskKkH57BzECgEdKtjB4uSCp8P5JHkaSqeUtZ3/4FlkHwtoU7MC8+9RR8cyc7a/RbqHlOQwNh2EUw1Gl2yAqOXuw== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(346002)(136003)(366004)(376002)(39860400002)(396003)(451199015)(41300700001)(76116006)(8936002)(316002)(5660300002)(84970400001)(8676002)(52536014)(66946007)(66446008)(64756008)(54906003)(66476007)(30864003)(4326008)(66556008)(7696005)(26005)(71200400001)(478600001)(53546011)(122000001)(9686003)(2906002)(186003)(110136005)(6506007)(33656002)(38100700002)(38070700005)(83380400001)(86362001)(55016003)(579004);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB9328 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VI1EUR03FT026.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 42ad11d4-eab0-4a73-e182-08daccaaa986 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: UwlI/93bNBfWYhVLlM7cSk+BSkioiYD6m5KEew6/LGr/ZVHgCI/38fyhxSuC4yFbSPNmS51ubOlux1w/Uxa0IqmQIL73RhXvXGtcXmb8sTPXZu5YjGNJmtQyl9TeYob2ymMVKFTlmGwnG8ZOl9jYUgE5XgOoKH1R+r2Z5VT3Nx45ryh6bh834+wo97E8avD56gnQVUPXq2LkVxxR5o57ZEplEeh4yddQiNAYbOPXQDjt3XuPNdna1CyZRmimnt3AuT+wjAhPWiCuf5rMWyFM6pBrCXoEgEwFzx1erpNlejwDxPCZOHCSk25AZamfJGYsYqdbrAomhPsaCL3ZXjVqir62RgYl4b1xkTsgw3WJFBiW/X6dKrqbf0WUXVeD2m3UJQjpJbI5XvZan1ZzvVPlehHiRAYFebQxO3XagArTvt5QcDd7LrZmbuQ1YXYnATbKcQ0wGt760bIy7rL3z5VLfZIikPL0H+gpiVNhKnv0z2H3Y52iPmFwICmIHRdQSkwKo01M82NvvYewQH0n5I8C5hb+sFK0ij3WLnaM7gu0H72B8xEiEC4E2ZlOqLv8vPiX2l4O+2WXvTT09urKE64DWJPgEp06RkD5kKx1xQxq1+PILjCc8p5bB9AD7+mzC+3356BR5pxRaxe//FMi780qKcZBradPQf4AUaPMNroASzCqykCNJcaMuSdmwgQ5R0pYr+8u6WCkjYO2+q1fDeSHbmC4yYHiYk6faoYegDGs/vhvwMuM3fzQfG9n+MVBxa5Lx3F/JiCiXWSGE3XjJcOzSw== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(346002)(39860400002)(376002)(136003)(396003)(451199015)(46966006)(36840700001)(40470700004)(54906003)(84970400001)(26005)(6506007)(53546011)(9686003)(2906002)(7696005)(316002)(47076005)(110136005)(336012)(83380400001)(86362001)(186003)(40480700001)(4326008)(36860700001)(8676002)(55016003)(356005)(81166007)(70206006)(70586007)(82310400005)(8936002)(82740400003)(30864003)(52536014)(478600001)(5660300002)(41300700001)(40460700003)(33656002);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2022 16:57:47.9816 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3c795b1b-46d5-4d1d-f4bc-08daccaaaf23 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: VI1EUR03FT026.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB7370 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 28/35] arm: improve tests for vqdmlahq_m* >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c: Improve test. > * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c: Likewise. Ok. Thanks, Kyrill > --- > .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlahq_n_s16.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqdmlahq_n_s32.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqdmlahq_n_s8.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqdmlashq_m_n_s16.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlashq_m_n_s32.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlashq_m_n_s8.c | 34 ++++++++++++++----- > .../arm/mve/intrinsics/vqdmlashq_n_s16.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqdmlashq_n_s32.c | 24 +++++++++---- > .../arm/mve/intrinsics/vqdmlashq_n_s8.c | 24 +++++++++---- > 12 files changed, 264 insertions(+), 84 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c > index d8c4f4bab8e..94d93874542 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) > { > - return vqdmlahq_m_n_s16 (a, b, c, p); > + return vqdmlahq_m_n_s16 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo1 (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) > { > - return vqdmlahq_m (a, b, c, p); > + return vqdmlahq_m (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c > index 361f5d00bdf..a3dab7fa02e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) > { > - return vqdmlahq_m_n_s32 (a, b, c, p); > + return vqdmlahq_m_n_s32 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo1 (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) > { > - return vqdmlahq_m (a, b, c, p); > + return vqdmlahq_m (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c > index a9eaea89ba4..610580478a3 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_m_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) > { > - return vqdmlahq_m_n_s8 (a, b, c, p); > + return vqdmlahq_m_n_s8 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo1 (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) > { > - return vqdmlahq_m (a, b, c, p); > + return vqdmlahq_m (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlaht.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > index c109dd47444..210bacec2fb 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c) > +foo (int16x8_t add, int16x8_t m1, int16_t m2) > { > - return vqdmlahq_n_s16 (a, b, c); > + return vqdmlahq_n_s16 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c) > +foo1 (int16x8_t add, int16x8_t m1, int16_t m2) > { > - return vqdmlahq (a, b, c); > + return vqdmlahq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > index 752d9d9e3e0..dbb2494b216 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c) > +foo (int32x4_t add, int32x4_t m1, int32_t m2) > { > - return vqdmlahq_n_s32 (a, b, c); > + return vqdmlahq_n_s32 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c) > +foo1 (int32x4_t add, int32x4_t m1, int32_t m2) > { > - return vqdmlahq (a, b, c); > + return vqdmlahq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > index 8dffa0e1852..a7962f82d38 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c) > +foo (int8x16_t add, int8x16_t m1, int8_t m2) > { > - return vqdmlahq_n_s8 (a, b, c); > + return vqdmlahq_n_s8 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c) > +foo1 (int8x16_t add, int8x16_t m1, int8_t m2) > { > - return vqdmlahq (a, b, c); > + return vqdmlahq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vqdmlah.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > index 7c2e5cf89dd..34d407f0142 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s16.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo (int16x8_t m1, int16x8_t m2, int16_t add, mve_pred16_t p) > { > - return vqdmlashq_m_n_s16 (a, b, c, p); > + return vqdmlashq_m_n_s16 (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) > +foo1 (int16x8_t m1, int16x8_t m2, int16_t add, mve_pred16_t p) > { > - return vqdmlashq_m (a, b, c, p); > + return vqdmlashq_m (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git > a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > index cea9d9b683f..50a665ea7e5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s32.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo (int32x4_t m1, int32x4_t m2, int32_t add, mve_pred16_t p) > { > - return vqdmlashq_m_n_s32 (a, b, c, p); > + return vqdmlashq_m_n_s32 (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) > +foo1 (int32x4_t m1, int32x4_t m2, int32_t add, mve_pred16_t p) > { > - return vqdmlashq_m (a, b, c, p); > + return vqdmlashq_m (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > index 83ee258876a..45f34b60382 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_m_n_s8.c > @@ -1,23 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo (int8x16_t m1, int8x16_t m2, int8_t add, mve_pred16_t p) > { > - return vqdmlashq_m_n_s8 (a, b, c, p); > + return vqdmlashq_m_n_s8 (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vqdmlasht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) > +foo1 (int8x16_t m1, int8x16_t m2, int8_t add, mve_pred16_t p) > { > - return vqdmlashq_m (a, b, c, p); > + return vqdmlashq_m (m1, m2, add, p); > } >=20 > -/* { dg-final { scan-assembler "vpst" } } */ > -/* { dg-final { scan-assembler "vqdmlasht.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > index c71a61c54f6..a3f1ae8d6b8 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlash.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo (int16x8_t a, int16x8_t b, int16_t c) > +foo (int16x8_t m1, int16x8_t m2, int16_t add) > { > - return vqdmlashq_n_s16 (a, b, c); > + return vqdmlashq_n_s16 (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlash.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int16x8_t > -foo1 (int16x8_t a, int16x8_t b, int16_t c) > +foo1 (int16x8_t m1, int16x8_t m2, int16_t add) > { > - return vqdmlashq (a, b, c); > + return vqdmlashq (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > index 61f6c6671cc..cf867e56874 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlash.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo (int32x4_t a, int32x4_t b, int32_t c) > +foo (int32x4_t m1, int32x4_t m2, int32_t add) > { > - return vqdmlashq_n_s32 (a, b, c); > + return vqdmlashq_n_s32 (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlash.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int32x4_t > -foo1 (int32x4_t a, int32x4_t b, int32_t c) > +foo1 (int32x4_t m1, int32x4_t m2, int32_t add) > { > - return vqdmlashq (a, b, c); > + return vqdmlashq (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > index a07892863c1..7e9362cab60 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vqdmlash.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo (int8x16_t a, int8x16_t b, int8_t c) > +foo (int8x16_t m1, int8x16_t m2, int8_t add) > { > - return vqdmlashq_n_s8 (a, b, c); > + return vqdmlashq_n_s8 (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vqdmlash.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +*/ > int8x16_t > -foo1 (int8x16_t a, int8x16_t b, int8_t c) > +foo1 (int8x16_t m1, int8x16_t m2, int8_t add) > { > - return vqdmlashq (a, b, c); > + return vqdmlashq (m1, m2, add); > } >=20 > -/* { dg-final { scan-assembler "vqdmlash.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1