From: Kyrylo Tkachov <Kyrylo.Tkachov@arm.com>
To: Andre Simoes Dias Vieira <Andre.SimoesDiasVieira@arm.com>,
"gcc-patches@gcc.gnu.org" <gcc-patches@gcc.gnu.org>
Cc: Richard Earnshaw <Richard.Earnshaw@arm.com>
Subject: RE: [PATCH 3/3] arm: Fix MVE predicates synthesis [PR 108443]
Date: Tue, 31 Jan 2023 09:53:58 +0000 [thread overview]
Message-ID: <PAXPR08MB6926DB73AB727D7BDF7B4A5293D09@PAXPR08MB6926.eurprd08.prod.outlook.com> (raw)
In-Reply-To: <40c06b36-59ee-73b6-a9c1-5ea174775908@arm.com>
Hi Andre,
> -----Original Message-----
> From: Andre Vieira (lists) <andre.simoesdiasvieira@arm.com>
> Sent: Wednesday, January 25, 2023 5:41 PM
> To: gcc-patches@gcc.gnu.org
> Cc: Kyrylo Tkachov <Kyrylo.Tkachov@arm.com>; Richard Earnshaw
> <Richard.Earnshaw@arm.com>
> Subject: Re: [PATCH 3/3] arm: Fix MVE predicates synthesis [PR 108443]
>
> Looks like the first patch was missing a change I had made to prevent
> mve_bool_vec_to_const ICEing if called with a non-vector immediate. Now
> included.
>
> On 24/01/2023 13:56, Andre Vieira (lists) via Gcc-patches wrote:
> > Hi,
> >
> > This patch fixes the way we synthesize MVE predicate immediates and
> > fixes some other inconsistencies around predicates. For instance this
> > patch fixes the modes used in the vctp intrinsics, to couple them with
> > predicate modes with the appropriate lane numbers. For this V2QI is
> > added to represent a predicate created by vctp64q. The reason we use
> > V2QI and not for instance a V2BI with 8-bit boolean modes is because we
> > are trying to avoid having two 'INT' modes of the same size. We make
> > sure we use the V2QI mode instead of HI for any instruction working on
> > two lanes of 64-bits consuming a predicate.
> >
> > Bootstrapped on aarch64-none-linux-gnu and regression tested on
> > arm-none-eabi and armeb-none-eabi for armv8.1-m.main+mve.fp.
> >
> > OK for trunk?
Looks sensible to me, I'm still reviewing it but....
> >
> > gcc/ChangeLog:
> >
> > PR target/108443
> > * config/arm/arm.h (VALID_MVE_PRED_MODE): Add V2QI.
> > * config/arm/arm.cc (thumb2_legitimate_address_p): Use HImode for
> > addressing MVE predicate modes.
> > (mve_bool_vec_to_const): Change to represent correct MVE predicate
> > format.
> > (arm_hard_regno_mode_ok): Use VALID_MVE_PRED_MODE instead of
> > checking modes.
> > (arm_vector_mode_supported_p): Likewise.
> > (arm_mode_to_pred_mode): Add V2QI.
> > * config/arm/arm-builtins.cc (UNOP_PRED_UNONE_QUALIFIERS): New
> > qualifier.
> > (UNOP_PRED_PRED_QUALIFIERS): New qualifier
> > (BINOP_PRED_UNONE_PRED_QUALIFIERS): New qualifier.
> > (v2qi_UP): New macro.
> > (v4bi_UP): New macro.
> > (v8bi_UP): New macro.
> > (v16bi_UP): New macro.
> > (arm_expand_builtin_args): Make it able to expand the new predicate
> > modes.
> > * config/arm/arm-modes.def (V2QI): New mode.
> > * config/arm/arm-simd-builtin-types.def (Pred1x16_t, Pred2x8_t
> > Pred4x4_t): Remove unused predicate builtin types.
> > * config/arm/arm_mve.h (__arm_vctp16q, __arm_vctp32q,
> __arm_vctp64q,
> > __arm_vctp8q, __arm_vpnot, __arm_vctp8q_m, __arm_vctp64q_m,
> > __arm_vctp32q_m, __arm_vctp16q_m): Use predicate modes.
> > * config/arm/arm_mve_builtins.def (vctp16q, vctp32q, vctp64q, vctp8q,
> > vpnot, vctp8q_m, vctp16q_m, vctp32q_m, vctp64q_m): Likewise.
> > * config/arm/constraints.md (DB): Check for VALID_MVE_PRED_MODE
> > instead
> > of MODE_VECTOR_BOOL.
> > * config/arm/iterators.md (MVE_7, MVE_7_HI): Add V2QI
> > (MVE_VPRED): Likewise.
> > (MVE_vpred): Add V2QI and map upper case predicate modes to
> > lower case.
> > (MVE_vctp): New mode attribute.
> > (mode1): Remove.
> > (VCTPQ): Remove.
> > (VCTPQ_M): Remove.
> > * config/arm/mve.md (mve_vctp<mode1>qhi): Rename this...
> > (mve_vctp<MVE_vctp>q<MVE_vpred>): ... to this. And use new mode
> > attributes.
> > (mve_vpnothi): Rename this...
> > (mve_vpnotv16bi): ... to this.
> > (mve_vctp<mode1>q_mhi): Rename this...
> > (mve_vctp<MVE_vctp>q_m<MVE_vpred>):... to this.
> > (mve_vldrdq_gather_base_z_<supf>v2di,
> > mve_vldrdq_gather_offset_z_<supf>v2di,
> > mve_vldrdq_gather_shifted_offset_z_<supf>v2di,
> > mve_vstrdq_scatter_base_p_<supf>v2di,
> > mve_vstrdq_scatter_offset_p_<supf>v2di,
> > mve_vstrdq_scatter_offset_p_<supf>v2di_insn,
> > mve_vstrdq_scatter_shifted_offset_p_<supf>v2di,
> > mve_vstrdq_scatter_shifted_offset_p_<supf>v2di_insn,
> > mve_vstrdq_scatter_base_wb_p_<supf>v2di,
> > mve_vldrdq_gather_base_wb_z_<supf>v2di,
> > mve_vldrdq_gather_base_nowb_z_<supf>v2di,
> > mve_vldrdq_gather_base_wb_z_<supf>v2di_insn): Use V2QI insead of
> > HI for predicates.
> > * config/arm/unspecs.md (VCTP8Q, VCTP16Q, VCTP32Q, VCTP64Q):
> Replace
> > these...
> > (VCTP): ... with this.
> > (VCTP8Q_M, VCTP16Q_M, VCTP32Q_M, VCTP64Q_M): Replace these...
> > (VCTP_M): ... with this.
> > * config/arm/vfp.md (*thumb2_movhi_vfp, *thumb2_movhi_fp16): Use
> > VALID_MVE_PRED_MODE
> > instead of checking for MODE_VECTOR_BOOL class.
> >
> >
> > gcc/testsuite/ChangeLog:
> >
> > * gcc.dg/rtl/arm/mve-vxbi.c: Use new predicate modes.
... I don't see this in the patch. Is this the correct patch? Or does the CHangeLog need updating?
> > * gcc.target/arm/mve/pr108443-run.c: New test.
> > * gcc.target/arm/mve/pr108443.c: New test.
next prev parent reply other threads:[~2023-01-31 9:54 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-24 13:31 [PATCH 0/3] arm: Fix regressions around MVE predicate codegen Andre Vieira (lists)
2023-01-24 13:40 ` [PATCH 1/3] arm: Fix sign of MVE predicate mve_pred16_t [PR 107674] Andre Vieira (lists)
2023-01-24 13:48 ` Andre Vieira (lists)
2023-01-26 15:02 ` Kyrylo Tkachov
2023-01-26 15:03 ` Kyrylo Tkachov
2023-01-27 9:54 ` Andre Vieira (lists)
2023-01-27 9:56 ` Kyrylo Tkachov
2023-01-30 16:38 ` Andre Vieira (lists)
2023-01-30 16:40 ` Kyrylo Tkachov
2023-01-24 13:54 ` [PATCH 2/3] arm: Remove unnecessary zero-extending of MVE predicates before use " Andre Vieira (lists)
2023-01-26 15:06 ` Kyrylo Tkachov
2023-01-27 9:58 ` Andre Vieira (lists)
2023-01-27 9:59 ` Kyrylo Tkachov
2023-01-30 16:41 ` Andre Vieira (lists)
2023-01-30 23:17 ` Richard Sandiford
2023-01-31 6:15 ` Richard Sandiford
2023-01-24 13:56 ` [PATCH 3/3] arm: Fix MVE predicates synthesis [PR 108443] Andre Vieira (lists)
2023-01-25 17:40 ` Andre Vieira (lists)
2023-01-31 9:53 ` Kyrylo Tkachov [this message]
2023-01-31 11:38 ` Andre Vieira (lists)
2023-01-31 16:44 ` Kyrylo Tkachov
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=PAXPR08MB6926DB73AB727D7BDF7B4A5293D09@PAXPR08MB6926.eurprd08.prod.outlook.com \
--to=kyrylo.tkachov@arm.com \
--cc=Andre.SimoesDiasVieira@arm.com \
--cc=Richard.Earnshaw@arm.com \
--cc=gcc-patches@gcc.gnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).