From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-eopbgr130082.outbound.protection.outlook.com [40.107.13.82]) by sourceware.org (Postfix) with ESMTPS id D551638518AB for ; Tue, 22 Nov 2022 16:55:10 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org D551638518AB Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=79aSa14EDtdJxrGAEgLkv7f+H2UlzrmLXNZAQsI+W5E=; b=CzFg9lDtFq0OoA73QXIuvlD1Mhlhacqtc+htbMjepyB2ITpoP5hNaYT4j2cJS/XNByx8HXDY6Vj/9f4AZVrJbRynzQPp1wN6Aq2i8u3oT2hv4P9c8CwDR1C5E+UGaWhm68/V95j3tDmpGSur02MIAnb3wXMeNGElY9gSKnKgAFg= Received: from DB6PR07CA0098.eurprd07.prod.outlook.com (2603:10a6:6:2c::12) by AS8PR08MB10315.eurprd08.prod.outlook.com (2603:10a6:20b:5c0::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.17; Tue, 22 Nov 2022 16:55:06 +0000 Received: from DBAEUR03FT050.eop-EUR03.prod.protection.outlook.com (2603:10a6:6:2c:cafe::47) by DB6PR07CA0098.outlook.office365.com (2603:10a6:6:2c::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.9 via Frontend Transport; Tue, 22 Nov 2022 16:55:06 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT050.mail.protection.outlook.com (100.127.142.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Tue, 22 Nov 2022 16:55:06 +0000 Received: ("Tessian outbound f394866f3f2b:v130"); Tue, 22 Nov 2022 16:55:06 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 6ee786b34baa8215 X-CR-MTA-TID: 64aa7808 Received: from faa5e4fa63ee.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id AAE278A9-32D1-4F84-AA1A-7BC625530ECF.1; Tue, 22 Nov 2022 16:54:56 +0000 Received: from EUR05-DB8-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id faa5e4fa63ee.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 22 Nov 2022 16:54:56 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YmiTWeTh9u8UFm55mxy4ZgRLR7gsafd6o9lBBQpPSHGL2kafklgNiL7YQTKFvXuPStxH/4hGB7gjKafXkLMTNG1UfU8CSYMw+JGz2+W9peh1RfxHFgXtDfKDL7aQgaXtfkS1wadjIVD+eL+SlXrrFX0X7HEdaaPLi+UBYSWOzKfVMwX0gAE2Uuu6yijeTmQMdNiaK/RT+TzJhsGNor5uSJRD+7ryRjvMGMrO552lighoTtQOkj0T1Gv7LpUGCaS8HDAoZxYqEKZ9PSEISL7R0qd8d0v7Vguz0PS6HLjek3CB+lrCAitNuR5o/fr8h4vusWq+tgdMPRnw5FELz9u9aQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=79aSa14EDtdJxrGAEgLkv7f+H2UlzrmLXNZAQsI+W5E=; b=V8QoBKtwuXbLXn6Veu/acxs85IE+SlyJAX+SqQEs3Zh2wJN4ZkSPDKY84GSjfbjuCTzI6+pt0phg6zek2e8C13nlcFnaay5t8EeFC4ZOqpNB6Z9HC2UIe/rpkRkGISguO5tCbhW9qOkVokTVQGbjMY0R8Q5w1tH7Cgh7IWnb458xlPUpek3ipJHra23YPhPppLnQuubtnL10ZuZlWUka06+a6JvYJ5Pe/AoIQl8e9XHQRW/Q5J2BWv5m48W7mOp0+fBJ2KCQWkbRkYB8J6cURpCPI9srX3ulIs9ovo0m6YFmLHKRr280NbuP1FV1qMZ+rA63ZsmXhI7dA8PNXi56oQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=79aSa14EDtdJxrGAEgLkv7f+H2UlzrmLXNZAQsI+W5E=; b=CzFg9lDtFq0OoA73QXIuvlD1Mhlhacqtc+htbMjepyB2ITpoP5hNaYT4j2cJS/XNByx8HXDY6Vj/9f4AZVrJbRynzQPp1wN6Aq2i8u3oT2hv4P9c8CwDR1C5E+UGaWhm68/V95j3tDmpGSur02MIAnb3wXMeNGElY9gSKnKgAFg= Received: from PAXPR08MB6926.eurprd08.prod.outlook.com (2603:10a6:102:138::24) by DU0PR08MB9322.eurprd08.prod.outlook.com (2603:10a6:10:41d::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.8; Tue, 22 Nov 2022 16:54:53 +0000 Received: from PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292]) by PAXPR08MB6926.eurprd08.prod.outlook.com ([fe80::8668:3414:edde:d292%9]) with mapi id 15.20.5857.017; Tue, 22 Nov 2022 16:54:53 +0000 From: Kyrylo Tkachov To: Andrea Corallo , "gcc-patches@gcc.gnu.org" CC: Richard Earnshaw , Andrea Corallo Subject: RE: [PATCH 24/35] arm: improve tests for vmladavaq* Thread-Topic: [PATCH 24/35] arm: improve tests for vmladavaq* Thread-Index: AQHY+qMNImiD8vt+g0iF0POG7JxSNq5LMPcg Date: Tue, 22 Nov 2022 16:54:52 +0000 Message-ID: References: <20221117163809.1009526-1-andrea.corallo@arm.com> <20221117163809.1009526-25-andrea.corallo@arm.com> In-Reply-To: <20221117163809.1009526-25-andrea.corallo@arm.com> Accept-Language: en-GB, en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-traffictypediagnostic: PAXPR08MB6926:EE_|DU0PR08MB9322:EE_|DBAEUR03FT050:EE_|AS8PR08MB10315:EE_ X-MS-Office365-Filtering-Correlation-Id: ec9a3dfa-2516-4cc9-28a2-08daccaa4ede x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: t/ieRrxPsWgZ06hp3YxbCZVnxzIZnIm7QqaX/bSy6JlCJtDEsg+7OpGeb5EPE4f/h5KSmzGlPMWGkqKBZzXw1qjwgLGisEgU9A7imjR31MaWFXtytofEhObtjdZiR53neNIFBOmpXj5iA5akyRfn3+TcNAH7ZTxP6ZRZA7wsxolu3YdJpPzlJwQzUev790JpQSstOe/a2YLULWUzKvFnTRv6Ae4mJqZy7Q5OaOJgBV2q2dl/vbNS8IYhw7pxDmC0VKN4eRAulj1PzJgbPcpmCDH5pFKMIboeDXv2PZUOtQ2FBpjqO72lRo/tVT2MfZYf3SXNUtt5GQsGVLWeEe0LK0fnPAGSb+PKCuLdsrC3NLbwHlxcw0W+gXuWYRJBX07iYw0dTSs/JLBmZO20S7w4EM508SdFN/d3kbMKtMj4308bMVpbZlhGP3uzSNkJ6ZSf4SYGwDnjTYPeaFLvzKCb0f3fEQ8T4JdfG6qho3p/eYn2NA8OT23LXF9ahoVxq9489P5FHafAjA/SlW/zI0ZuvGES3QRk8trZY658Ew/gfvJD0LA0QMcbU3l0odc6ETs2TdU6DBCDwCHW0qFv5WsNmfm4N1z+JuAfi9VIurRWhieCa0CnMGds8y7gSqLhqaQtFjCVSdHD95CszxP/THGqPYzlalB5gZk6piOwEjdnWSc4g+UdrpdKHXd8V5xPlK6j95a5Pev8EtJ80O2r44WhMXV7FdXCvyONyCenZ8TXp+sRDtt8Yupj9SvPnuA9eTZybKKXASfSXEisbkhgt7LQmQ== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PAXPR08MB6926.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(346002)(396003)(136003)(376002)(39860400002)(366004)(451199015)(110136005)(2906002)(54906003)(38100700002)(186003)(316002)(33656002)(478600001)(38070700005)(71200400001)(83380400001)(122000001)(53546011)(26005)(7696005)(86362001)(6506007)(55016003)(9686003)(64756008)(66946007)(84970400001)(8676002)(5660300002)(66446008)(66556008)(66476007)(76116006)(30864003)(8936002)(52536014)(4326008)(41300700001)(579004);DIR:OUT;SFP:1101; Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB9322 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT050.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: df0353a3-5b5a-40c8-1bc6-08daccaa46bc X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Vw8uq48Kn/RUY2pdg26gBXWLvCgcNM9TVhuFa3p2upTJvR8MnkMEBT4AnpbIi6nNzVXo+o8RidG2pwkE0MJxvH2dK83c0joXGNWgTi5KLVm4U/oZ0U24pWywEfTqELv9620yK050VO7L/PluwUQukVTW8noRhGlNV+FcPp1dZ3TlLZsL2Cx7mKME7nfYkLoPHUB6fTVkqCEeqiDE4sBeYM+f/RM+k0diizcQ5Zov/EgKBUX+J1hg0k//vA+OG2eY8zhMj1Z+m/b2ItzrC6xO4NvVNpw6/F1Cp/xbktRqkVpf05QuIozZScX+TzOxyOiBSSWsVUwFiUzIUbYlnfx/d7q8MsR5XggiWh1L3Av0a2nWITn8QaQX8C54r4wHrVPdZ9zD9aazcfrSEn3MUX4MUK5/EllewvHtQfHOWxMTQxLptgagtCVPdgiFBMEAJKxWYU+uONyuN1WNp/SmZCt0qciLvkbEJz7B0OuSCSv7/nTmM6rvHPhLncob36lqo7Qg4xInWCro5bsYxZEwkX25mPV+l+rMvkWmtsV5cLX8+riDIuWX+E7ZmQeCinhiY3QVmcO1SxUMWikE+hJhuTudwCcfmu+//X194VGCcN/O9RxUTVWcj7iJ7oiMOdmTeLvp3Ya3Rto0LDwQOcWW0oOpadp+F8C9vuRltWs0sDzgo9loWEdNVCGdChonBB6jRGM+JQHs1gwzFJd3LEGbNpLPleKTr0Y0bSaeVFSxX72BTFuEP7lCPFSuAnpyQr5T2/oNtGuex1dOMlRlOljZVttwPw== X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230022)(4636009)(396003)(376002)(136003)(39860400002)(346002)(451199015)(36840700001)(46966006)(40470700004)(83380400001)(9686003)(26005)(47076005)(336012)(186003)(53546011)(356005)(82740400003)(81166007)(36860700001)(2906002)(30864003)(5660300002)(40480700001)(40460700003)(55016003)(82310400005)(478600001)(8936002)(110136005)(4326008)(54906003)(8676002)(52536014)(41300700001)(7696005)(70586007)(316002)(6506007)(70206006)(33656002)(86362001)(84970400001);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Nov 2022 16:55:06.6035 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ec9a3dfa-2516-4cc9-28a2-08daccaa4ede X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT050.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB10315 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: > -----Original Message----- > From: Andrea Corallo > Sent: Thursday, November 17, 2022 4:38 PM > To: gcc-patches@gcc.gnu.org > Cc: Kyrylo Tkachov ; Richard Earnshaw > ; Andrea Corallo > Subject: [PATCH 24/35] arm: improve tests for vmladavaq* >=20 > gcc/testsuite/ChangeLog: >=20 > * gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c: Improve tests. > * gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c: Likewise. > * gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c: Likewise. Ok. Thanks, Kyrill > --- > .../arm/mve/intrinsics/vmladavaq_p_s16.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaq_p_s32.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaq_p_s8.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaq_p_u16.c | 49 ++++++++++++++++--- > .../arm/mve/intrinsics/vmladavaq_p_u32.c | 49 ++++++++++++++++--- > .../arm/mve/intrinsics/vmladavaq_p_u8.c | 49 ++++++++++++++++--- > .../arm/mve/intrinsics/vmladavaxq_p_s16.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaxq_p_s32.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaxq_p_s8.c | 33 ++++++++++--- > .../arm/mve/intrinsics/vmladavaxq_s16.c | 24 ++++++--- > .../arm/mve/intrinsics/vmladavaxq_s32.c | 24 ++++++--- > .../arm/mve/intrinsics/vmladavaxq_s8.c | 24 ++++++--- > 12 files changed, 336 insertions(+), 81 deletions(-) >=20 > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c > index e458204c41b..f3e5eba3b08 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s16.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) > +foo (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) > { > - return vmladavaq_p_s16 (a, b, c, p); > + return vmladavaq_p_s16 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) > +foo1 (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s16" } } */ > -/* { dg-final { scan-assembler "vmladavat.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c > index e3544787adb..71f6957bfc5 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s32.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) > +foo (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) > { > - return vmladavaq_p_s32 (a, b, c, p); > + return vmladavaq_p_s32 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) > +foo1 (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s32" } } */ > -/* { dg-final { scan-assembler "vmladavat.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c > index 1d4ca722f44..a74317aeff9 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) > +foo (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) > { > - return vmladavaq_p_s8 (a, b, c, p); > + return vmladavaq_p_s8 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) > +foo1 (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.s8" } } */ > -/* { dg-final { scan-assembler "vmladavat.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c > index 91a11c8b8b1..9ac84d46a07 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u16.c > @@ -1,22 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo (uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p) > +foo (uint32_t add, uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) > { > - return vmladavaq_p_u16 (a, b, c, p); > + return vmladavaq_p_u16 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo1 (uint32_t a, uint16x8_t b, uint16x8_t c, mve_pred16_t p) > +foo1 (uint32_t add, uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u16" } } */ > -/* { dg-final { scan-assembler "vmladavat.u16" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) > +{ > + return vmladavaq_p (1, m1, m2, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c > index 0efe8d0902f..4a3d109ed90 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u32.c > @@ -1,22 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo (uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p) > +foo (uint32_t add, uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) > { > - return vmladavaq_p_u32 (a, b, c, p); > + return vmladavaq_p_u32 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo1 (uint32_t a, uint32x4_t b, uint32x4_t c, mve_pred16_t p) > +foo1 (uint32_t add, uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u32" } } */ > -/* { dg-final { scan-assembler "vmladavat.u32" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) > +{ > + return vmladavaq_p (1, m1, m2, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c > index a8da9b0d2ef..a17440f4675 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c > @@ -1,22 +1,57 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo (uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p) > +foo (uint32_t add, uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) > { > - return vmladavaq_p_u8 (a, b, c, p); > + return vmladavaq_p_u8 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > uint32_t > -foo1 (uint32_t a, uint8x16_t b, uint8x16_t c, mve_pred16_t p) > +foo1 (uint32_t add, uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) > { > - return vmladavaq_p (a, b, c, p); > + return vmladavaq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavat.u8" } } */ > -/* { dg-final { scan-assembler "vmladavat.u8" } } */ > +/* > +**foo2: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavat.u8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > +uint32_t > +foo2 (uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) > +{ > + return vmladavaq_p (1, m1, m2, p); > +} > + > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > index 838717e3e43..f201d5fa047 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s16.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) > +foo (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) > { > - return vmladavaxq_p_s16 (a, b, c, p); > + return vmladavaxq_p_s16 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int16x8_t b, int16x8_t c, mve_pred16_t p) > +foo1 (int32_t add, int16x8_t m1, int16x8_t m2, mve_pred16_t p) > { > - return vmladavaxq_p (a, b, c, p); > + return vmladavaxq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ > -/* { dg-final { scan-assembler "vmladavaxt.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32= .c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > index a50c5ecf802..c90647a5064 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s32.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) > +foo (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) > { > - return vmladavaxq_p_s32 (a, b, c, p); > + return vmladavaxq_p_s32 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int32x4_t b, int32x4_t c, mve_pred16_t p) > +foo1 (int32_t add, int32x4_t m1, int32x4_t m2, mve_pred16_t p) > { > - return vmladavaxq_p (a, b, c, p); > + return vmladavaxq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ > -/* { dg-final { scan-assembler "vmladavaxt.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.= c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > index e4705cecad9..57af7bc1c78 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_p_s8.c > @@ -1,22 +1,41 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) > +foo (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) > { > - return vmladavaxq_p_s8 (a, b, c, p); > + return vmladavaxq_p_s8 (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) > +** ... > +** vpst(?: @.*|) > +** ... > +** vmladavaxt.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int8x16_t b, int8x16_t c, mve_pred16_t p) > +foo1 (int32_t add, int8x16_t m1, int8x16_t m2, mve_pred16_t p) > { > - return vmladavaxq_p (a, b, c, p); > + return vmladavaxq_p (add, m1, m2, p); > } >=20 > -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ > -/* { dg-final { scan-assembler "vmladavaxt.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > index ffd542a062f..684580d1c36 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmladavax.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int16x8_t b, int16x8_t c) > +foo (int32_t add, int16x8_t m1, int16x8_t m2) > { > - return vmladavaxq_s16 (a, b, c); > + return vmladavaxq_s16 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s16" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmladavax.s16 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int16x8_t b, int16x8_t c) > +foo1 (int32_t add, int16x8_t m1, int16x8_t m2) > { > - return vmladavaxq (a, b, c); > + return vmladavaxq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s16" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > index b91e54d79e6..5d152647b55 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmladavax.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int32x4_t b, int32x4_t c) > +foo (int32_t add, int32x4_t m1, int32x4_t m2) > { > - return vmladavaxq_s32 (a, b, c); > + return vmladavaxq_s32 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s32" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmladavax.s32 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int32x4_t b, int32x4_t c) > +foo1 (int32_t add, int32x4_t m1, int32x4_t m2) > { > - return vmladavaxq (a, b, c); > + return vmladavaxq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s32" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > index 61949c416fc..71bcdc9b55e 100644 > --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c > @@ -1,21 +1,33 @@ > /* { dg-require-effective-target arm_v8_1m_mve_ok } */ > /* { dg-add-options arm_v8_1m_mve } */ > /* { dg-additional-options "-O2" } */ > +/* { dg-final { check-function-bodies "**" "" } } */ >=20 > #include "arm_mve.h" >=20 > +/* > +**foo: > +** ... > +** vmladavax.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo (int32_t a, int8x16_t b, int8x16_t c) > +foo (int32_t add, int8x16_t m1, int8x16_t m2) > { > - return vmladavaxq_s8 (a, b, c); > + return vmladavaxq_s8 (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s8" } } */ >=20 > +/* > +**foo1: > +** ... > +** vmladavax.s8 (?:ip|fp|r[0-9]+), q[0-9]+, q[0-9]+(?: @.*|) > +** ... > +*/ > int32_t > -foo1 (int32_t a, int8x16_t b, int8x16_t c) > +foo1 (int32_t add, int8x16_t m1, int8x16_t m2) > { > - return vmladavaxq (a, b, c); > + return vmladavaxq (add, m1, m2); > } >=20 > -/* { dg-final { scan-assembler "vmladavax.s8" } } */ > +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ > \ No newline at end of file > -- > 2.25.1