From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from JPN01-OS0-obe.outbound.protection.outlook.com (mail-os0jpn01olkn2019.outbound.protection.outlook.com [40.92.98.19]) by sourceware.org (Postfix) with ESMTPS id 0EBE63858D28 for ; Sat, 29 Oct 2022 09:01:06 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 0EBE63858D28 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=outlook.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=outlook.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Cv135iyDxn/ncmWOHdKNSJJgr89WiR12z5Wac9rd7KKemAzusG2ojza7zTekjUvhptw6Ea3c3p+xatf4me1eNTzurIb4qtYloDBooPmNGgiiSvUQKE+Az0uLSis5EOyrFXtGMVEDaRlmnISSwRsXM/0QfwAw/PBr92VTwWUQznnaQlcNp8GuzRxZ5JRiDh2r2YzRJsEUWjaPWbIDA6jJBzgJa8Wf/JuLZ36c4l9GOndaxkGgBeGhBIcZkv0lG42rzeFufSG5z8NaHVWENjwm2qWPrWW+9ZqWx3sL+56FexJNeVFoTk2OgiFrXFBfVyU391siUA8LiOTROgoZLPWunQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=eqkTvbsm81Qy+bRS85HJhg/jJvM4NOKWmu2rc3pa8hc=; b=VOaCehvYW7kRlMbwgsJsLQAzHn+yL1V1HaPo9Edl6TrFrSR7BnCJaMQByOGg+7INoPEqk2uor3cUJm5kWkaA+L+oPL+yukBLEKI9uUzXRSTKzKYsK7GlVTB2iWW6E7Cyb/kCu3M5yjInkPr7tqHWdzMSHkLVE4nGJrxXKp7XP8m3DrZVnZ7sA/65Qu9nU+uOdE3hfCmkuQphvejcvp5O4HQO6pUn4m6YR+vcxVLzpXNys3mGQFoUsxuuGZJLQJdTq14CTjDx/j0PjlxBYcTltL5Vzxos4mKahO+7JP5KTHWN0ef+4lE/dpj12ayGUH6SGtvZ9TLO5eEj3D6PDBQ8wg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=outlook.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=eqkTvbsm81Qy+bRS85HJhg/jJvM4NOKWmu2rc3pa8hc=; b=PdQdRqn/8Wqc5tBOqx+/kakIQq62U9uBK/K5KQycck+t26DYVojh3/LrNImlDpY96QzfcJeHAEUqNtW/aasRHWZIfzU63I8F3xzXgG7DTJ2EzjnRQFmgTFBn5wWK6XYthNJvKx2/fOtV4fn68eqYmjVNOjY8PIxxrPzuvL5bQSmME/ULqRx1Qtbpsg7Djmo2aHrcJ7HVgWjASDjSSYPjC3NhuavL6IGJyVigF4mughksCSggOg7mex/UKnSRcLCuTKT83hC0DXzBiiam7r8zMoUttxYxhHM6XrA7e4RatPBkc9GEO1Ml8SD69aKNsTuv4pF2qmCWjd/rHfIWLy9ILg== Received: from TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM (2603:1096:404:8043::12) by TYWP286MB2560.JPNP286.PROD.OUTLOOK.COM (2603:1096:400:235::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5769.16; Sat, 29 Oct 2022 09:01:01 +0000 Received: from TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM ([fe80::4dd3:a3a4:30c6:8b37]) by TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM ([fe80::4dd3:a3a4:30c6:8b37%4]) with mapi id 15.20.5769.016; Sat, 29 Oct 2022 09:01:01 +0000 From: Xiongchuan Tan To: gcc-patches@gcc.gnu.org Cc: Kito Cheng , Jeff Law , fantasquex Subject: [PATCH v5] RISC-V: Libitm add RISC-V support. Date: Sat, 29 Oct 2022 17:01:18 +0800 Message-ID: Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" X-TMN: [3QIgImPxKtaXZU79nQI96gckMTFH58CyXmNIm27ZHtkXjdS/A+pe9cKQ7SWlpdhr] X-ClientProxiedBy: TYAPR04CA0005.apcprd04.prod.outlook.com (2603:1096:404:15::17) To TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM (2603:1096:404:8043::12) X-Microsoft-Original-Message-ID: <22868837.6Emhk5qWAg@koishi> MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: TYAP286MB0265:EE_|TYWP286MB2560:EE_ X-MS-Office365-Filtering-Correlation-Id: f3588469-9bbe-4846-8d38-08dab98c19f7 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: hjOQEhaZHqFkViDpOG1cv5RH2d5HOoD15zz+n1J49vYLQJCqLaRW/W5DzLo8F7mVShbGx5jYnXk9M1KAYhAP6Io9Xi1e5VAJmFCpgiQAP2SvsNfvhyz+0SApNGe1Xtn/MAc+uN35FiJFUg5VLVmp0ya8iSG3rAtsn98SbkUVNS4OhZlaWVeK+eX1JuRnAav5pojHo1gfE6L5RDLO0gXK2jGIXTnhh5Xj1AXVfxcD0ve10F/jmEu2BZc2R4KNELb1ALVSoDU6iCrI41dhOMopcQbsJI9dtctaeeFSo6sf1sKfNy4zuahgsUDKPHwR9OMt5miDSCKal1LdFGNb/nSMStt//yKdRSPz1vLretC4L7ESDlsKscPo6Pr9+5rOkdxluHuwCHYqdNNL3OvXxD8ml8kZFFghrk55hLiG0rnoo2qDhGO5BVbgtp/+t/Vq3QCi20l7EF9zWf3FrcJzHYDbGwsPb3Ge8P+flAWCnu8k7u/90VvRK6fRpxMMW/R/i8/l7+b9ySx1NjvjbiaroWvZJkusk5DCbjQ0qSY3THCJN0wGJhMtu3/+e/ox6tn+JXpYft9v4JcqemwS5ilVwaCKr0ieLnizsFF1zNX99UIFDHns1pvMKLvy/WhGPMDKMuZwGG+Mj+MTDGQI2iudJU8FXDt6PAHsRY1G9kYoS2VEs+M= X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?9G7G1ovVVWbAN3F/e6h+2sxIwNlPwTuMG58V+rnUCFnrse1CS82waF3zJteg?= =?us-ascii?Q?cudQSHFtUNA0L/EM6FQSrHFarrzq4xXuTCdQliFlgDO47gnaYGtNB/GQHrxo?= =?us-ascii?Q?23toizPOpHZiNZj6wM3CyhdYO3qI1VF9agd5tvMQhnpOlgATyDRJjN6a8T9u?= =?us-ascii?Q?XUMshiwq6jUANC81buVwoVvygU/6SBZVIuTLhk8L7dr8+uc9jEVxJowunEg3?= =?us-ascii?Q?mi2D6ZgeqCj/Sj9fNitqcnQqPK2KSFv5MHhUGtp43mLkfQpRF7/o++UfvciS?= =?us-ascii?Q?LlLc7CYabsd/J6sgFT8cJhFhaBd3S0Qwv8VSIK6B/xVzdI7OX6NcjnDeg4Qr?= =?us-ascii?Q?NVbpdvrhXlrfSgJ7w1MlsrNo0eBibmIgcemxXtbIOfTOPIbQmq3EYTlPEIjX?= =?us-ascii?Q?zmp/HZTaypm+2RGBTMhHUwjU9HaZUwbIUD41rrEINNAuIfYrPg4XDkDVSI9f?= =?us-ascii?Q?MlPwkDHG5KKsRuJBvV89lQyBq7vjy/6+rK5ZxovcX06rP1iARd4Cs7uvBLmC?= =?us-ascii?Q?l9a55b/RUBUxcuehUadw07LGALRI1hiaHlk7sWxa4Z1pAtout0M5oFm0EaPw?= =?us-ascii?Q?QJCuGOKHgbzgg3kV9nCAUmoyzu89e9VvhLrKY/H6ASBTt+2BhIi3/IFCYLLg?= =?us-ascii?Q?vdTeobcPx5qrUQ7oJOrLGZqJWdJo9VPsE604mQ/v/Fi5XSRIu/Ldz8Hjf3ZT?= =?us-ascii?Q?GLU3eh5ECoBF7xzdXpiAR6XphMwapAWVZq1UGXzhkd0bEgqUSFB7P9/UyVq3?= =?us-ascii?Q?zNyFzWesaM7SJCDUs39Mq4tioFKMcHguGjVJR5vpflUh9u+kC+PCyzQKVQkb?= =?us-ascii?Q?z5jl7cIiOsy/S39uYgyxWwm5+rnGVm7D285o7afleqD0aoDZKLGCvsruVVyg?= =?us-ascii?Q?hdsBiUTJ9eHt5U+Eji8GMDYeQuNiEAbHQx6/mandjfnHQ9vTcTm6BEzq7LDe?= =?us-ascii?Q?s6IC6sCzW6yPb5CIkepVMYib6IXc3TCAX9ZtkMpcAgGQRwHafa4I7XNrn0H6?= =?us-ascii?Q?GbQRVsIn8w3EB3l+mvnjOKqhUXCmbGAhcJ/62D+lTlZv9aey9jAoZGqid9BW?= =?us-ascii?Q?U0C22EEInlUmKEZ1R53zasyV0fa8yvygzOmwWvcVLhFYGU+CJu1sil3OcLMl?= =?us-ascii?Q?6FBhCMXW4Avn4WeyZX6oSVRAy+1u3/HZLroCVEtxJ2AuKBUoahQrlZ08JY4H?= =?us-ascii?Q?bWiBdRcmChuq9G1f8pGiyu4ulAyvvfvUkLmIuSX8/3nhYJkLIweFEHh32j9G?= =?us-ascii?Q?eBgFhmP2pr5LRAcsHOfB1HdJ4ghu46yRX+A7G8KOQRrbykQ0jD6wHOy6uL/p?= =?us-ascii?Q?ZXsH5ua9FTR358g1WCN/11rbzsFVcZ9elA4tXGwABkioQw=3D=3D?= X-OriginatorOrg: outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: f3588469-9bbe-4846-8d38-08dab98c19f7 X-MS-Exchange-CrossTenant-AuthSource: TYAP286MB0265.JPNP286.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Oct 2022 09:01:01.0759 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 84df9e7f-e9f6-40af-b435-aaaaaaaaaaaa X-MS-Exchange-CrossTenant-RMS-PersistedConsumerOrg: 00000000-0000-0000-0000-000000000000 X-MS-Exchange-Transport-CrossTenantHeadersStamped: TYWP286MB2560 X-Spam-Status: No, score=-12.7 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FREEMAIL_FROM,GIT_PATCH_0,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_PASS,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Reviewed-by: Palmer Dabbelt Acked-by: Palmer Dabbelt libitm/ChangeLog: * configure.tgt: Add riscv support. * config/riscv/asm.h: New file. * config/riscv/sjlj.S: New file. * config/riscv/target.h: New file. --- v2: Change HW_CACHELINE_SIZE to 64 (in accordance with the RVA profiles, see https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc) v3: Ensure the stack is aligned to 16 bytes; make use of Zihintpause in cpu_relax() v4: Add a guard for unsupported RV32E v5: Fix error message for rv32e and rv64e; add guards for the Q-extension; define a macro ADJ_STACK_SIZE to hold the size of the struct gtm_jmpbuf libitm/config/riscv/asm.h | 63 +++++++++++++++ libitm/config/riscv/sjlj.S | 144 +++++++++++++++++++++++++++++++++++ libitm/config/riscv/target.h | 64 ++++++++++++++++ libitm/configure.tgt | 2 + 4 files changed, 273 insertions(+) create mode 100644 libitm/config/riscv/asm.h create mode 100644 libitm/config/riscv/sjlj.S create mode 100644 libitm/config/riscv/target.h diff --git a/libitm/config/riscv/asm.h b/libitm/config/riscv/asm.h new file mode 100644 index 0000000..f0e3bd0 --- /dev/null +++ b/libitm/config/riscv/asm.h @@ -0,0 +1,63 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +#ifndef _RV_ASM_H +#define _RV_ASM_H + +#ifdef __riscv_e +# error "rv32e and rv64e unsupported" +#endif + +#if __riscv_xlen == 64 +# define GPR_L ld +# define GPR_S sd +# define SZ_GPR 8 +# define LEN_GPR 14 +#elif __riscv_xlen == 32 +# define GPR_L lw +# define GPR_S sw +# define SZ_GPR 4 +# define LEN_GPR 16 /* Extra padding to align the stack to 16 bytes */ +#else +# error Unsupported XLEN (must be 64-bit or 32-bit). +#endif + +#if defined(__riscv_flen) && __riscv_flen == 64 +# define FPR_L fld +# define FPR_S fsd +# define SZ_FPR 8 +#elif defined(__riscv_flen) && __riscv_flen == 32 +# define FPR_L flw +# define FPR_S fsw +# define SZ_FPR 4 +#elif defined(__riscv_flen) +# error Q-extension unsupported +#else +# define SZ_FPR 0 +#endif + +/* The size of gtm_jmpbuf */ +#define ADJ_STACK_SIZE (LEN_GPR*SZ_GPR+12*SZ_FPR) + +#endif /* _RV_ASM_H */ diff --git a/libitm/config/riscv/sjlj.S b/libitm/config/riscv/sjlj.S new file mode 100644 index 0000000..18521ae --- /dev/null +++ b/libitm/config/riscv/sjlj.S @@ -0,0 +1,144 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +#include "asmcfi.h" +#include "asm.h" + + .text + .align 2 + .global _ITM_beginTransaction + .type _ITM_beginTransaction, @function + +_ITM_beginTransaction: + cfi_startproc + mv a1, sp + addi sp, sp, -ADJ_STACK_SIZE + cfi_adjust_cfa_offset(ADJ_STACK_SIZE) + + /* Return Address */ + GPR_S ra, 0*SZ_GPR(sp) + cfi_rel_offset(ra, 0*SZ_GPR) + + /* Caller's sp */ + GPR_S a1, 1*SZ_GPR(sp) + + /* Caller's s0/fp */ + GPR_S fp, 2*SZ_GPR(sp) + cfi_rel_offset(fp, 2*SZ_GPR) + + /* Callee-saved registers */ + GPR_S s1, 3*SZ_GPR(sp) + GPR_S s2, 4*SZ_GPR(sp) + GPR_S s3, 5*SZ_GPR(sp) + GPR_S s4, 6*SZ_GPR(sp) + GPR_S s5, 7*SZ_GPR(sp) + GPR_S s6, 8*SZ_GPR(sp) + GPR_S s7, 9*SZ_GPR(sp) + GPR_S s8, 10*SZ_GPR(sp) + GPR_S s9, 11*SZ_GPR(sp) + GPR_S s10, 12*SZ_GPR(sp) + GPR_S s11, 13*SZ_GPR(sp) + +#if defined(__riscv_flen) + /* Callee-saved floating-point registers */ + FPR_S fs0, 0*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs1, 1*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs2, 2*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs3, 3*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs4, 4*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs5, 5*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs6, 6*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs7, 7*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs8, 8*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs9, 9*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs10, 10*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs11, 11*SZ_FPR+LEN_GPR*SZ_GPR(sp) +#endif + mv fp, sp + + /* Invoke GTM_begin_transaction with the struct we've just built. */ + mv a1, sp + jal ra, GTM_begin_transaction + + /* Return; we don't need to restore any of the call-saved regs. */ + GPR_L ra, 0*SZ_GPR(sp) + cfi_restore(ra) + GPR_L fp, 2*SZ_GPR(sp) + cfi_restore(fp) + + addi sp, sp, ADJ_STACK_SIZE + cfi_adjust_cfa_offset(-ADJ_STACK_SIZE) + + ret + cfi_endproc + .size _ITM_beginTransaction, . - _ITM_beginTransaction + + .align 2 + .global GTM_longjmp + .hidden GTM_longjmp + .type GTM_longjmp, @function + +GTM_longjmp: + /* The first parameter becomes the return value (a0). + The third parameter is ignored for now. */ + cfi_startproc + GPR_L s1, 3*SZ_GPR(a1) + GPR_L s2, 4*SZ_GPR(a1) + GPR_L s3, 5*SZ_GPR(a1) + GPR_L s4, 6*SZ_GPR(a1) + GPR_L s5, 7*SZ_GPR(a1) + GPR_L s6, 8*SZ_GPR(a1) + GPR_L s7, 9*SZ_GPR(a1) + GPR_L s8, 10*SZ_GPR(a1) + GPR_L s9, 11*SZ_GPR(a1) + GPR_L s10, 12*SZ_GPR(a1) + GPR_L s11, 13*SZ_GPR(a1) + +#if defined(__riscv_flen) + FPR_L fs0, 0*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs1, 1*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs2, 2*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs3, 3*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs4, 4*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs5, 5*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs6, 6*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs7, 7*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs8, 8*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs9, 9*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs10, 10*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs11, 11*SZ_FPR+LEN_GPR*SZ_GPR(a1) +#endif + + GPR_L ra, 0*SZ_GPR(a1) + GPR_L fp, 2*SZ_GPR(a1) + GPR_L a3, 1*SZ_GPR(a1) + cfi_def_cfa(a1, 0) + mv sp, a3 + jr ra + cfi_endproc + .size GTM_longjmp, . - GTM_longjmp + +#ifdef __linux__ +.section .note.GNU-stack, "", @progbits +#endif diff --git a/libitm/config/riscv/target.h b/libitm/config/riscv/target.h new file mode 100644 index 0000000..7dcaa6a --- /dev/null +++ b/libitm/config/riscv/target.h @@ -0,0 +1,64 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +namespace GTM HIDDEN { + +typedef struct gtm_jmpbuf + { + long int pc; + void *cfa; + long int s[12]; /* Saved registers, s0 is fp */ + +#if __riscv_xlen == 32 + /* Ensure that the stack is 16-byte aligned */ + long int padding[2]; +#endif + + /* FP saved registers */ +#if defined(__riscv_flen) && __riscv_flen == 64 + double fs[12]; +#elif defined(__riscv_flen) && __riscv_flen == 32 + float fs[12]; +#elif defined(__riscv_flen) +# error Q-extension unsupported +#endif + } gtm_jmpbuf; + +/* The size of one line in hardware caches (in bytes). */ +/* 64 bytes is a suggested value in the RVA profiles (see + https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc). */ +#define HW_CACHELINE_SIZE 64 + +static inline void +cpu_relax (void) +{ + #ifdef __riscv_zihintpause + __asm volatile ("pause"); + #else + /* Encoding of the pause instruction */ + __asm volatile (".4byte 0x100000F"); + #endif +} + +} // namespace GTM diff --git a/libitm/configure.tgt b/libitm/configure.tgt index 4c0e78c..635c1d4 100644 --- a/libitm/configure.tgt +++ b/libitm/configure.tgt @@ -82,6 +82,8 @@ EOF loongarch*) ARCH=loongarch ;; + riscv*) ARCH=riscv ;; + sh*) ARCH=sh ;; sparc) -- 2.38.1