From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR05-VI1-obe.outbound.protection.outlook.com (mail-vi1eur05on2088.outbound.protection.outlook.com [40.107.21.88]) by sourceware.org (Postfix) with ESMTPS id BF24B3858D20 for ; Wed, 30 Nov 2022 04:26:48 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org BF24B3858D20 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cxa8oso6wRm6AXYLitMzF6s+7xMoefZGqzpWfKttWYPu1YfT+Dz8zV6eU/EqRIo03tNGDe6uq96z/PvgJ27AwoovrJaouUi1GY5DOyu1X9OL85sQ+mKgyNh17sWUAhjpx/ICU5fsUOVu2+DjuUkY+S1uKrQV2Cfi62mI/DCglzFFSLEZR5v4UEXqLTKdgP+6mGOmeXRfrtGPXGl5ohF01SLOV/MsoaVwdyQECtUYu+DkvwSYj98/fhpuxYgZw0lDy1bt5IXXabI26HG4deJ60z3uXepdnVv/Nc6AFMXC5bzhRT5HJ1prQEysPo2AwKgw7FbeG1t9x4sqHCZ+etK1lw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=dz/U6x0tZ/B8jSzlrB4mcORQi9puawp4VIlGIAgSkKo=; b=gHunlyrPXGr8Bv0bg8Iz+IDJZ9vpF3X/a+r+LuOAJntVlEWGpaVMKUFw5UZBDhgLPKrEc/79wctHEZrRYk8Ot2q1i6VitoJ/+59cQzi2mfXIKICThdcMaVHWGMkVtOGAzdg982K3509d/QmpS7GNFW7igCkao+ExyZIrfaygYgPhpi5712ToVPXQxkT6rDiOt5Sm1rml7rlJwdKoEQ1+b+AbRwZTBOrEwC7zE6aMgCSDHnTMJj9nyBLk320MHqCrAI3efbCBoAaDR4yhR7WKqgLL53U/nXcWpK/FYWWrd7x3hcdKk69I2nOd26bPBuUqdKCMhmyTsQ47xbxJMOcGJg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=dz/U6x0tZ/B8jSzlrB4mcORQi9puawp4VIlGIAgSkKo=; b=vzUsxMRUq74otRINzlLg0Xwy450Bh/borR+3aOefXdIQ/v6US2YW/4li9KgxHt7V+k3U1FtBW7QEyVchY12P/8Kh/1ARRQzISlEscfSlt9v/zN+oOYZ1Q/e6CAyAZa5Tsn8CJR+jI4DLrals4bVV9yLUZcdn/XyT8koDXVd2L7M= Received: from VI1PR08MB5325.eurprd08.prod.outlook.com (2603:10a6:803:13e::17) by AM9PR08MB5875.eurprd08.prod.outlook.com (2603:10a6:20b:2dc::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5880.8; Wed, 30 Nov 2022 04:26:43 +0000 Received: from VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::bd2a:aff9:b1a0:2fc7]) by VI1PR08MB5325.eurprd08.prod.outlook.com ([fe80::bd2a:aff9:b1a0:2fc7%5]) with mapi id 15.20.5880.008; Wed, 30 Nov 2022 04:26:43 +0000 From: Tamar Christina To: Richard Sandiford CC: "gcc-patches@gcc.gnu.org" , nd , Richard Earnshaw , Marcus Shawcroft , Kyrylo Tkachov Subject: RE: [PATCH 5/8]AArch64 aarch64: Make existing V2HF be usable. Thread-Topic: [PATCH 5/8]AArch64 aarch64: Make existing V2HF be usable. Thread-Index: AQHY7SAlWreqI6axPUuXHMahz+7ngK4qKs2fgA+wqFCAEWGTgIAL0D8Q Date: Wed, 30 Nov 2022 04:26:43 +0000 Message-ID: References: In-Reply-To: Accept-Language: en-US Content-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-ts-tracking-id: 14CA357FB66E414A85653730B098CB19.0 x-checkrecipientchecked: true authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; x-ms-publictraffictype: Email x-ms-traffictypediagnostic: VI1PR08MB5325:EE_|AM9PR08MB5875:EE_ x-ms-office365-filtering-correlation-id: 5d8f04a4-4fd7-4341-bfe0-08dad28b15db nodisclaimer: true x-ms-exchange-senderadcheck: 1 x-ms-exchange-antispam-relay: 0 x-microsoft-antispam: BCL:0; x-microsoft-antispam-message-info: uMOapoLC6GH5Z9yCMH/eEw3jeiTj03ZjD2sFmzPgu5b2E+9X18RL71VeeazMaPF8JD5tBg2su0BhP269z1Hd9REF+XBffmQTw2TZQHv1T70hYnS544U6sAnknqJEUkbbZrQ2sPCZPYZ1efRDpXXEexuVDJJuEemWRU+LonM8TZJKKSxoMpfmswaCoqQi0z/AvvDoZBIbyMwJCjDor1NARoptw9rJ7ELhMpTLt01D1QNJVpaP1aCBUcF6hQH2EVrg9aRVXy0heljh197smMf4RbQ19WoNjjd18j3bIPp53ORMMgD4geLwEfoT2gq5GwJm31fOQkOEl0E2hIf9bwjvexk5iVE/TFVHPzWZPxxc05rntz6F5kzZxtrTmqIuIeqTAgy4hJGnViC4ftwCG4rbpxUXW3UoGIXA0HzikHEdhnhk+3V1RKnpx8YetSdG/WExvErQU8ZnMfhgQQf4vOR5CG5EmCOdU54Xn7u/k6DXBQm+2bV4lxBv4PNxV/prIUmUKgGvrCJhx036IemFrTnOU41tM0c8osJN37EL2kMwQE55klD2H1eklOzQSmot1p9L57AcRpgEfFlcNIHvGZ5Rk1k+lGqRPrnaLL67fYlV5eKAarcnihwtJAunzOAUZ3Sin7OYzRqROpDX3o4rOaQoVP0c31KSytc3wGAUnTw+pbgSLzZY5hMLYI8kpC4MxxpEgFbjSaVoeGBEpfzTJgKrbhefbTCunlPnnrShM4wEfqnj5ME1TxmuvlC1p5fLP+bAL/x4v3mPZ9s4lneqJouj7A== x-forefront-antispam-report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VI1PR08MB5325.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230022)(4636009)(136003)(346002)(376002)(39860400002)(366004)(396003)(451199015)(316002)(6636002)(54906003)(122000001)(53546011)(71200400001)(38100700002)(6506007)(7696005)(41300700001)(26005)(8936002)(52536014)(6862004)(186003)(30864003)(86362001)(5660300002)(4326008)(66556008)(66446008)(66946007)(66476007)(9686003)(8676002)(64756008)(2906002)(76116006)(33656002)(83380400001)(55016003)(478600001)(38070700005)(84970400001)(579004);DIR:OUT;SFP:1101; x-ms-exchange-antispam-messagedata-chunkcount: 1 x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?0VNfqxtmMS0eMZSEoXz0bStOhhKxNXNF4u1MA3qsDhipFMS0D99e52txbkqu?= =?us-ascii?Q?u+bCo/Ybi7mzQ7QZ533939rssMIpdg+L3r+c/JiXMSYadADVraGx9tx9KjMX?= =?us-ascii?Q?FDwxV8WVw6I90ibUyJ7lTJJDYM6q4wobdy0Ik3uDjF5DPDGDGsAKC3ZXRihF?= =?us-ascii?Q?MlhLi3GU1HlEKQ2m2Hblt6DdK/tbScJSNWcffoRRfuSUbTIUNV6G54udDLIR?= =?us-ascii?Q?ZmAFEUjZF3/2ngdWmw4i/J7mZfe4PQR2ZgnRqBdDNLBDFQe65djUtUcK8P4H?= =?us-ascii?Q?kjATFYSikoL3Iz45N4YgNcREVQvGljXUJpMmGh+L61+CU1Rx9NFJXUFsNyt1?= =?us-ascii?Q?gLptoShLz1quDbsBdutnoLJDUwTn4SGAJ6YB7ts+xwZ7Ikg4txM85jEFYslC?= =?us-ascii?Q?NjgERAL6Lt7lngonq4uhDWGNen6Ju0QBUAyQkzPIKvsodQk7YdZ9JuC5Nz8r?= =?us-ascii?Q?/RMqBKFp8VroI9ONg9lo8NZMXKxPXGPvncXev3klQOWce0mEKXCf6xLp9KJl?= =?us-ascii?Q?GI175nEH4DTlkHhITK5Q1PEUb2YpK3oaNlpU9K5/kw5DeUGQE8PpGHYw8Qs/?= =?us-ascii?Q?LUWa8LJs/9/vtTZ2Wy3ZnGMU+6oqmxGVd7b/iPvVVjTalCQ2FbXE4E1ti2p5?= =?us-ascii?Q?vhs+4y1/PXaNHeZHfHbmQMukvDZhWHaFa241gVK3JuV1XO/vjCGCpmjN6zak?= =?us-ascii?Q?3Ijgq82i8gpi4AkdL/hddGxgLKOST2351PcOJl/0wK6DJV6GFdVJX5+N/vox?= =?us-ascii?Q?ZEPaew+m3H4fCK3uW9NwMG09BrL6PmHXCoBL8wpy5I+saIP7lbU1g+0THJz3?= =?us-ascii?Q?e18uDlM82Fl6lk+UtR1CLXrckCkVwZMeVxyV6pB2kZt5rRM22i8edDikvQUr?= =?us-ascii?Q?W8OFkdhVa/K+sjSEtbPkFeSHjQJmW2cXTBOwiKX+Lr0i/wUXsv1RR0VJ4tha?= =?us-ascii?Q?St4a74ecASug5WX5GhVv7yGdAPPlsaj4w8t2skHx18Bd62WjCG4gOXGDSX+a?= =?us-ascii?Q?8EeSKpp1O2N1Z2R+j3PxEkBqbD4HXw/0j73DrhzTVK0CAiBRbt5uiHiDq1sw?= =?us-ascii?Q?/URUgh5pl9aKqTP1zEiUBWAaJR0s5KRnCFQ6N/WQce88kKaqagOkHk3F0dYU?= =?us-ascii?Q?H1NH1YDdBFCpWuBYv9pziXvAzO5LvuNQ+gQvqr9s1XmrXeEQPJ4Bd6yscyuS?= =?us-ascii?Q?cQ9/wkcQ0YCjXS5D7CaPkFHoz6uto/jaAXXZB86lNh/NIEFFSE0KVkJeOUD3?= =?us-ascii?Q?VPJzLGnin+VuGIAQj17GBU1HrpwgtcKNtdufuYelFMcti/XMFIQFqTZ5WnGU?= =?us-ascii?Q?Z3q2zXwJy55OlZMXTs12tQPqdKK2h87SqYqMQBrLSdwWEpmk0QK4mcpocBXW?= =?us-ascii?Q?ppWTZQIBYfQC7agu3uWi1NC7gax3iCoOi2IWNYOZeFUJOIHkJTg6ylp750cA?= =?us-ascii?Q?1zXHO2Cu5kzqExcayAPjZ1+VZm++Zr4o3DBl65od2ZDEceihRvLgS9gLKSCh?= =?us-ascii?Q?W7FvIHjjxmDr05xso6L0vUE0zlcCaadVBoUVe1ROY0/JMSqND56kgSoGRWbV?= =?us-ascii?Q?c7DqNZnlCU3gYX7UYe8lpEH2NenFC/tL+qt6D+Kc?= Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-AuthSource: VI1PR08MB5325.eurprd08.prod.outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 5d8f04a4-4fd7-4341-bfe0-08dad28b15db X-MS-Exchange-CrossTenant-originalarrivaltime: 30 Nov 2022 04:26:43.5200 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-mailboxtype: HOSTED X-MS-Exchange-CrossTenant-userprincipalname: 4rbwyE3Rp1v3E4Pq8wsViF2IbRMIhFZ60WEhrjgEwwgb6o9ju0By8CVaYZtVG5qZDQrMy9osG+Lvfz1JjMieKw== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR08MB5875 X-Spam-Status: No, score=-10.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,FORGED_SPF_HELO,GIT_PATCH_0,KAM_DMARC_NONE,KAM_LOTSOFHASH,KAM_SHORT,RCVD_IN_DNSWL_NONE,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Ping x3 > -----Original Message----- > From: Tamar Christina > Sent: Tuesday, November 22, 2022 4:01 PM > To: Tamar Christina ; Richard Sandiford > > Cc: gcc-patches@gcc.gnu.org; nd ; Richard Earnshaw > ; Marcus Shawcroft > ; Kyrylo Tkachov > Subject: RE: [PATCH 5/8]AArch64 aarch64: Make existing V2HF be usable. >=20 > Ping >=20 > > -----Original Message----- > > From: Gcc-patches > bounces+tamar.christina=3Darm.com@gcc.gnu.org> On Behalf Of Tamar > > Christina via Gcc-patches > > Sent: Friday, November 11, 2022 2:40 PM > > To: Richard Sandiford > > Cc: gcc-patches@gcc.gnu.org; nd ; Richard Earnshaw > > ; Marcus Shawcroft > > ; Kyrylo Tkachov > > > Subject: RE: [PATCH 5/8]AArch64 aarch64: Make existing V2HF be usable. > > > > Hi, > > > > > > > This name might cause confusion with the SVE iterators, where FULL > > > means "every bit of the register is used". How about something like > > > VMOVE instead? > > > > > > With this change, I guess VALL_F16 represents "The set of all modes > > > for which the vld1 intrinsics are provided" and VMOVE or whatever is > > > "All Advanced SIMD modes suitable for moving, loading, and storing". > > > That is, VMOVE extends VALL_F16 with modes that are not manifested > > > via intrinsics. > > > > > > > Done. > > > > > Where is the 2h used, and is it valid syntax in that context? > > > > > > Same for later instances of 2h. > > > > They are, but they weren't meant to be in this patch. They belong in > > a separate FP16 series that I won't get to finish for GCC 13 due not > > being able to finish writing all the tests. I have moved them to that = patch > series though. > > > > While the addp patch series has been killed, this patch is still good > > standalone and improves codegen as shown in the updated testcase. > > > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > > > Ok for master? > > > > Thanks, > > Tamar > > > > gcc/ChangeLog: > > > > * config/aarch64/aarch64-simd.md (*aarch64_simd_movv2hf): New. > > (mov, movmisalign, aarch64_dup_lane, > > aarch64_store_lane0, aarch64_simd_vec_set, > > @aarch64_simd_vec_copy_lane, vec_set, > > reduc__scal_, reduc__scal_, > > aarch64_reduc__internal, > > aarch64_get_lane, > > vec_init, vec_extract): Support V2HF. > > (aarch64_simd_dupv2hf): New. > > * config/aarch64/aarch64.cc (aarch64_classify_vector_mode): > > Add E_V2HFmode. > > * config/aarch64/iterators.md (VHSDF_P): New. > > (V2F, VMOVE, nunits, Vtype, Vmtype, Vetype, stype, VEL, > > Vel, q, vp): Add V2HF. > > * config/arm/types.md (neon_fp_reduc_add_h): New. > > > > gcc/testsuite/ChangeLog: > > > > * gcc.target/aarch64/sve/slp_1.c: Update testcase. > > > > --- inline copy of patch --- > > > > diff --git a/gcc/config/aarch64/aarch64-simd.md > > b/gcc/config/aarch64/aarch64-simd.md > > index > > > f4152160084d6b6f34bd69f0ba6386c1ab50f77e..487a31010245accec28e779661 > > e6c2d578fca4b7 100644 > > --- a/gcc/config/aarch64/aarch64-simd.md > > +++ b/gcc/config/aarch64/aarch64-simd.md > > @@ -19,10 +19,10 @@ > > ;; . > > > > (define_expand "mov" > > - [(set (match_operand:VALL_F16 0 "nonimmediate_operand") > > - (match_operand:VALL_F16 1 "general_operand"))] > > + [(set (match_operand:VMOVE 0 "nonimmediate_operand") > > + (match_operand:VMOVE 1 "general_operand"))] > > "TARGET_SIMD" > > - " > > +{ > > /* Force the operand into a register if it is not an > > immediate whose use can be replaced with xzr. > > If the mode is 16 bytes wide, then we will be doing @@ -46,12 > > +46,11 @@ (define_expand "mov" > > aarch64_expand_vector_init (operands[0], operands[1]); > > DONE; > > } > > - " > > -) > > +}) > > > > (define_expand "movmisalign" > > - [(set (match_operand:VALL_F16 0 "nonimmediate_operand") > > - (match_operand:VALL_F16 1 "general_operand"))] > > + [(set (match_operand:VMOVE 0 "nonimmediate_operand") > > + (match_operand:VMOVE 1 "general_operand"))] > > "TARGET_SIMD && !STRICT_ALIGNMENT" > > { > > /* This pattern is not permitted to fail during expansion: if both > > arguments @@ -73,6 +72,16 @@ (define_insn > "aarch64_simd_dup" > > [(set_attr "type" "neon_dup, neon_from_gp")] > > ) > > > > +(define_insn "aarch64_simd_dupv2hf" > > + [(set (match_operand:V2HF 0 "register_operand" "=3Dw") > > + (vec_duplicate:V2HF > > + (match_operand:HF 1 "register_operand" "0")))] > > + "TARGET_SIMD" > > + "@ > > + sli\\t%d0, %d1, 16" > > + [(set_attr "type" "neon_shift_imm")] > > +) > > + > > (define_insn "aarch64_simd_dup" > > [(set (match_operand:VDQF_F16 0 "register_operand" "=3Dw,w") > > (vec_duplicate:VDQF_F16 > > @@ -85,10 +94,10 @@ (define_insn "aarch64_simd_dup" > > ) > > > > (define_insn "aarch64_dup_lane" > > - [(set (match_operand:VALL_F16 0 "register_operand" "=3Dw") > > - (vec_duplicate:VALL_F16 > > + [(set (match_operand:VMOVE 0 "register_operand" "=3Dw") > > + (vec_duplicate:VMOVE > > (vec_select: > > - (match_operand:VALL_F16 1 "register_operand" "w") > > + (match_operand:VMOVE 1 "register_operand" "w") > > (parallel [(match_operand:SI 2 "immediate_operand" "i")]) > > )))] > > "TARGET_SIMD" > > @@ -142,6 +151,29 @@ (define_insn > > "*aarch64_simd_mov" > > mov_reg, neon_move")] > > ) > > > > +(define_insn "*aarch64_simd_movv2hf" > > + [(set (match_operand:V2HF 0 "nonimmediate_operand" > > + "=3Dw, m, m, w, ?r, ?w, ?r, w, w") > > + (match_operand:V2HF 1 "general_operand" > > + "m, Dz, w, w, w, r, r, Dz, Dn"))] > > + "TARGET_SIMD_F16INST > > + && (register_operand (operands[0], V2HFmode) > > + || aarch64_simd_reg_or_zero (operands[1], V2HFmode))" > > + "@ > > + ldr\\t%s0, %1 > > + str\\twzr, %0 > > + str\\t%s1, %0 > > + mov\\t%0.2s[0], %1.2s[0] > > + umov\\t%w0, %1.s[0] > > + fmov\\t%s0, %1 > > + mov\\t%0, %1 > > + movi\\t%d0, 0 > > + * return aarch64_output_simd_mov_immediate (operands[1], 32);" > > + [(set_attr "type" "neon_load1_1reg, store_8, neon_store1_1reg,\ > > + neon_logic, neon_to_gp, f_mcr,\ > > + mov_reg, neon_move, neon_move")] > > +) > > + > > (define_insn "*aarch64_simd_mov" > > [(set (match_operand:VQMOV 0 "nonimmediate_operand" > > "=3Dw, Umn, m, w, ?r, ?w, ?r, w") > > @@ -182,7 +214,7 @@ (define_insn > "*aarch64_simd_mov" > > > > (define_insn "aarch64_store_lane0" > > [(set (match_operand: 0 "memory_operand" "=3Dm") > > - (vec_select: (match_operand:VALL_F16 1 "register_operand" > > "w") > > + (vec_select: (match_operand:VMOVE 1 "register_operand" > > "w") > > (parallel [(match_operand 2 "const_int_operand" > > "n")])))] > > "TARGET_SIMD > > && ENDIAN_LANE_N (, INTVAL (operands[2])) =3D=3D 0" > > @@ -1035,11 +1067,11 @@ (define_insn "one_cmpl2" > > ) > > > > (define_insn "aarch64_simd_vec_set" > > - [(set (match_operand:VALL_F16 0 "register_operand" "=3Dw,w,w") > > - (vec_merge:VALL_F16 > > - (vec_duplicate:VALL_F16 > > + [(set (match_operand:VMOVE 0 "register_operand" "=3Dw,w,w") > > + (vec_merge:VMOVE > > + (vec_duplicate:VMOVE > > (match_operand: 1 > > "aarch64_simd_nonimmediate_operand" "w,?r,Utv")) > > - (match_operand:VALL_F16 3 "register_operand" "0,0,0") > > + (match_operand:VMOVE 3 "register_operand" "0,0,0") > > (match_operand:SI 2 "immediate_operand" "i,i,i")))] > > "TARGET_SIMD" > > { > > @@ -1061,14 +1093,14 @@ (define_insn "aarch64_simd_vec_set" > > ) > > > > (define_insn "@aarch64_simd_vec_copy_lane" > > - [(set (match_operand:VALL_F16 0 "register_operand" "=3Dw") > > - (vec_merge:VALL_F16 > > - (vec_duplicate:VALL_F16 > > + [(set (match_operand:VMOVE 0 "register_operand" "=3Dw") > > + (vec_merge:VMOVE > > + (vec_duplicate:VMOVE > > (vec_select: > > - (match_operand:VALL_F16 3 "register_operand" "w") > > + (match_operand:VMOVE 3 "register_operand" "w") > > (parallel > > [(match_operand:SI 4 "immediate_operand" "i")]))) > > - (match_operand:VALL_F16 1 "register_operand" "0") > > + (match_operand:VMOVE 1 "register_operand" "0") > > (match_operand:SI 2 "immediate_operand" "i")))] > > "TARGET_SIMD" > > { > > @@ -1376,7 +1408,7 @@ (define_insn "vec_shr_" > > ) > > > > (define_expand "vec_set" > > - [(match_operand:VALL_F16 0 "register_operand") > > + [(match_operand:VMOVE 0 "register_operand") > > (match_operand: 1 "aarch64_simd_nonimmediate_operand") > > (match_operand:SI 2 "immediate_operand")] > > "TARGET_SIMD" > > @@ -3495,7 +3527,7 @@ (define_insn "popcount2" > > ;; gimple_fold'd to the IFN_REDUC_(MAX|MIN) function. (This is FP > > smax/smin). > > (define_expand "reduc__scal_" > > [(match_operand: 0 "register_operand") > > - (unspec: [(match_operand:VHSDF 1 "register_operand")] > > + (unspec: [(match_operand:VHSDF_P 1 "register_operand")] > > FMAXMINV)] > > "TARGET_SIMD" > > { > > @@ -3510,7 +3542,7 @@ (define_expand "reduc__scal_" > > > > (define_expand "reduc__scal_" > > [(match_operand: 0 "register_operand") > > - (unspec: [(match_operand:VHSDF 1 "register_operand")] > > + (unspec: [(match_operand:VHSDF_P 1 "register_operand")] > > FMAXMINNMV)] > > "TARGET_SIMD" > > { > > @@ -3554,8 +3586,8 @@ (define_insn > > "aarch64_reduc__internalv2si" > > ) > > > > (define_insn "aarch64_reduc__internal" > > - [(set (match_operand:VHSDF 0 "register_operand" "=3Dw") > > - (unspec:VHSDF [(match_operand:VHSDF 1 "register_operand" "w")] > > + [(set (match_operand:VHSDF_P 0 "register_operand" "=3Dw") > > + (unspec:VHSDF_P [(match_operand:VHSDF_P 1 "register_operand" > > + "w")] > > FMAXMINV))] > > "TARGET_SIMD" > > "\\t%0, %1." > > @@ -4200,7 +4232,7 @@ (define_insn > > "*aarch64_get_lane_zero_extend" > > (define_insn_and_split "aarch64_get_lane" > > [(set (match_operand: 0 "aarch64_simd_nonimmediate_operand" > > "=3D?r, w, Utv") > > (vec_select: > > - (match_operand:VALL_F16 1 "register_operand" "w, w, w") > > + (match_operand:VMOVE 1 "register_operand" "w, w, w") > > (parallel [(match_operand:SI 2 "immediate_operand" "i, i, i")])))] > > "TARGET_SIMD" > > { > > @@ -7981,7 +8013,7 @@ (define_expand "aarch64_st1" > > ;; Standard pattern name vec_init. > > > > (define_expand "vec_init" > > - [(match_operand:VALL_F16 0 "register_operand") > > + [(match_operand:VMOVE 0 "register_operand") > > (match_operand 1 "" "")] > > "TARGET_SIMD" > > { > > @@ -8060,7 +8092,7 @@ (define_insn "aarch64_urecpe" > > > > (define_expand "vec_extract" > > [(match_operand: 0 "aarch64_simd_nonimmediate_operand") > > - (match_operand:VALL_F16 1 "register_operand") > > + (match_operand:VMOVE 1 "register_operand") > > (match_operand:SI 2 "immediate_operand")] > > "TARGET_SIMD" > > { > > diff --git a/gcc/config/aarch64/aarch64.cc > > b/gcc/config/aarch64/aarch64.cc index > > > 84dbe2f4ea7d03b424602ed98a34e7824217dc91..35671cb86e374f9ded21d0e4 > > 944c63bc2cbc0901 100644 > > --- a/gcc/config/aarch64/aarch64.cc > > +++ b/gcc/config/aarch64/aarch64.cc > > @@ -3566,6 +3566,7 @@ aarch64_classify_vector_mode (machine_mode > > mode) > > case E_V8BFmode: > > case E_V4SFmode: > > case E_V2DFmode: > > + case E_V2HFmode: > > return TARGET_SIMD ? VEC_ADVSIMD : 0; > > > > default: > > diff --git a/gcc/config/aarch64/iterators.md > > b/gcc/config/aarch64/iterators.md index > > > 37d8161a33b1c399d80be82afa67613a087389d4..dfcf86a440e316c2abdbcc6463 > > 63d39e458d1a91 100644 > > --- a/gcc/config/aarch64/iterators.md > > +++ b/gcc/config/aarch64/iterators.md > > @@ -160,6 +160,10 @@ (define_mode_iterator VDQF [V2SF V4SF V2DF]) > > (define_mode_iterator VHSDF [(V4HF "TARGET_SIMD_F16INST") > > (V8HF "TARGET_SIMD_F16INST") > > V2SF V4SF V2DF]) > > +;; Advanced SIMD Float modes suitable for pairwise operations. > > +(define_mode_iterator VHSDF_P [(V4HF "TARGET_SIMD_F16INST") > > + (V8HF "TARGET_SIMD_F16INST") > > + V2SF V4SF V2DF (V2HF > > "TARGET_SIMD_F16INST")]) > > > > ;; Advanced SIMD Float modes, and DF. > > (define_mode_iterator VDQF_DF [V2SF V4SF V2DF DF]) @@ -188,15 > +192,23 > > @@ (define_mode_iterator VDQF_COND [V2SF V2SI V4SF V4SI V2DF > V2DI]) > > (define_mode_iterator VALLF [V2SF V4SF V2DF SF DF]) > > > > ;; Advanced SIMD Float modes with 2 elements. > > -(define_mode_iterator V2F [V2SF V2DF]) > > +(define_mode_iterator V2F [V2SF V2DF V2HF]) > > > > ;; All Advanced SIMD modes on which we support any arithmetic > operations. > > (define_mode_iterator VALL [V8QI V16QI V4HI V8HI V2SI V4SI V2DI V2SF > > V4SF V2DF]) > > > > -;; All Advanced SIMD modes suitable for moving, loading, and storing. > > +;; All Advanced SIMD modes suitable for moving, loading, and storing > > +;; except V2HF. > > (define_mode_iterator VALL_F16 [V8QI V16QI V4HI V8HI V2SI V4SI V2DI > > V4HF V8HF V4BF V8BF V2SF V4SF V2DF]) > > > > +;; All Advanced SIMD modes suitable for moving, loading, and storing > > +;; including V2HF (define_mode_iterator VMOVE [V8QI V16QI V4HI V8HI > > +V2SI V4SI V2DI > > + V4HF V8HF V4BF V8BF V2SF V4SF V2DF > > + (V2HF "TARGET_SIMD_F16INST")]) > > + > > + > > ;; The VALL_F16 modes except the 128-bit 2-element ones. > > (define_mode_iterator VALL_F16_NO_V2Q [V8QI V16QI V4HI V8HI V2SI > V4SI > > V4HF V8HF V2SF V4SF]) > > @@ -1076,7 +1088,7 @@ (define_mode_attr nunits [(V8QI "8") (V16QI > "16") > > (V2SF "2") (V4SF "4") > > (V1DF "1") (V2DF "2") > > (DI "1") (DF "1") > > - (V8DI "8")]) > > + (V8DI "8") (V2HF "2")]) > > > > ;; Map a mode to the number of bits in it, if the size of the mode > > ;; is constant. > > @@ -1090,6 +1102,7 @@ (define_mode_attr s [(HF "h") (SF "s") (DF "d") > > (SI > > "s") (DI "d")]) > > > > ;; Give the length suffix letter for a sign- or zero-extension. > > (define_mode_attr size [(QI "b") (HI "h") (SI "w")]) > > +(define_mode_attr sizel [(QI "b") (HI "h") (SI "")]) > > > > ;; Give the number of bits in the mode (define_mode_attr sizen [(QI > > "8") (HI "16") (SI "32") (DI "64")]) @@ -1193,7 > > +1206,7 @@ (define_mode_attr Vmntype [(V8HI ".8b") (V4SI ".4h") > > (define_mode_attr Vetype [(V8QI "b") (V16QI "b") > > (V4HI "h") (V8HI "h") > > (V2SI "s") (V4SI "s") > > - (V2DI "d") > > + (V2DI "d") (V2HF "h") > > (V4HF "h") (V8HF "h") > > (V2SF "s") (V4SF "s") > > (V2DF "d") > > @@ -1285,7 +1298,7 @@ (define_mode_attr Vcwtype [(VNx16QI "b") > (VNx8QI > > "h") (VNx4QI "w") (VNx2QI "d") ;; more accurately. > > (define_mode_attr stype [(V8QI "b") (V16QI "b") (V4HI "s") (V8HI "s") > > (V2SI "s") (V4SI "s") (V2DI "d") (V4HF "s") > > - (V8HF "s") (V2SF "s") (V4SF "s") (V2DF "d") > > + (V8HF "s") (V2SF "s") (V4SF "s") (V2DF "d") (V2HF > > "s") > > (HF "s") (SF "s") (DF "d") (QI "b") (HI "s") > > (SI "s") (DI "d")]) > > > > @@ -1360,8 +1373,8 @@ (define_mode_attr VEL [(V8QI "QI") (V16QI "QI") > > (V4HF "HF") (V8HF "HF") > > (V2SF "SF") (V4SF "SF") > > (DF "DF") (V2DF "DF") > > - (SI "SI") (HI "HI") > > - (QI "QI") > > + (SI "SI") (V2HF "HF") > > + (QI "QI") (HI "HI") > > (V4BF "BF") (V8BF "BF") > > (VNx16QI "QI") (VNx8QI "QI") (VNx4QI "QI") (VNx2QI > > "QI") > > (VNx8HI "HI") (VNx4HI "HI") (VNx2HI "HI") @@ -1381,7 > > +1394,7 @@ (define_mode_attr Vel [(V8QI "qi") (V16QI "qi") > > (V2SF "sf") (V4SF "sf") > > (V2DF "df") (DF "df") > > (SI "si") (HI "hi") > > - (QI "qi") > > + (QI "qi") (V2HF "hf") > > (V4BF "bf") (V8BF "bf") > > (VNx16QI "qi") (VNx8QI "qi") (VNx4QI "qi") (VNx2QI "qi") > > (VNx8HI "hi") (VNx4HI "hi") (VNx2HI "hi") @@ -1866,7 > > +1879,7 @@ (define_mode_attr q [(V8QI "") (V16QI "_q") > > (V4HF "") (V8HF "_q") > > (V4BF "") (V8BF "_q") > > (V2SF "") (V4SF "_q") > > - (V2DF "_q") > > + (V2HF "") (V2DF "_q") > > (QI "") (HI "") (SI "") (DI "") (HF "") (SF "") (DF "") > > (V2x8QI "") (V2x16QI "_q") > > (V2x4HI "") (V2x8HI "_q") > > @@ -1905,6 +1918,7 @@ (define_mode_attr vp [(V8QI "v") (V16QI "v") > > (V2SI "p") (V4SI "v") > > (V2DI "p") (V2DF "p") > > (V2SF "p") (V4SF "v") > > + (V2HF "p") > > (V4HF "v") (V8HF "v")]) > > > > (define_mode_attr vsi2qi [(V2SI "v8qi") (V4SI "v16qi") diff --git > > a/gcc/config/arm/types.md b/gcc/config/arm/types.md index > > > 7d0504bdd944e9c0d1b545b0b66a9a1adc808714..3cfbc7a93cca1bea4925853e5 > > 1d0a147c5722247 100644 > > --- a/gcc/config/arm/types.md > > +++ b/gcc/config/arm/types.md > > @@ -483,6 +483,7 @@ (define_attr "autodetect_type" > > ; neon_fp_minmax_s_q > > ; neon_fp_minmax_d > > ; neon_fp_minmax_d_q > > +; neon_fp_reduc_add_h > > ; neon_fp_reduc_add_s > > ; neon_fp_reduc_add_s_q > > ; neon_fp_reduc_add_d > > @@ -1033,6 +1034,7 @@ (define_attr "type" > > neon_fp_minmax_d,\ > > neon_fp_minmax_d_q,\ > > \ > > + neon_fp_reduc_add_h,\ > > neon_fp_reduc_add_s,\ > > neon_fp_reduc_add_s_q,\ > > neon_fp_reduc_add_d,\ > > @@ -1257,8 +1259,8 @@ (define_attr "is_neon_type" "yes,no" > > neon_fp_compare_d, neon_fp_compare_d_q, neon_fp_minmax_s,\ > > neon_fp_minmax_s_q, neon_fp_minmax_d, > neon_fp_minmax_d_q,\ > > neon_fp_neg_s, neon_fp_neg_s_q, neon_fp_neg_d, > > neon_fp_neg_d_q,\ > > - neon_fp_reduc_add_s, neon_fp_reduc_add_s_q, > > neon_fp_reduc_add_d,\ > > - neon_fp_reduc_add_d_q, neon_fp_reduc_minmax_s, > > + neon_fp_reduc_add_h, neon_fp_reduc_add_s, > > neon_fp_reduc_add_s_q,\ > > + neon_fp_reduc_add_d, neon_fp_reduc_add_d_q, > > + neon_fp_reduc_minmax_s,\ > > neon_fp_reduc_minmax_s_q, neon_fp_reduc_minmax_d,\ > > neon_fp_reduc_minmax_d_q,\ > > neon_fp_cvt_narrow_s_q, neon_fp_cvt_narrow_d_q,\ diff --git > > a/gcc/testsuite/gcc.target/aarch64/sve/slp_1.c > > b/gcc/testsuite/gcc.target/aarch64/sve/slp_1.c > > index > > > 07d71a63414b1066ea431e287286ad048515711a..e6021c5a42748701e5326a5c3 > > 87a39a0bbadc9e5 100644 > > --- a/gcc/testsuite/gcc.target/aarch64/sve/slp_1.c > > +++ b/gcc/testsuite/gcc.target/aarch64/sve/slp_1.c > > @@ -30,11 +30,9 @@ vec_slp_##TYPE (TYPE *restrict a, TYPE b, TYPE c, in= t > n) > > \ > > TEST_ALL (VEC_PERM) > > > > /* We should use one DUP for each of the 8-, 16- and 32-bit types, > > - although we currently use LD1RW for _Float16. We should use two > > - DUPs for each of the three 64-bit types. */ > > + We should use two DUPs for each of the three 64-bit types. */ > > /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.h, [hw]} 2 } } > > */ > > -/* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.s, [sw]} 2 } } > > */ > > -/* { dg-final { scan-assembler-times {\tld1rw\tz[0-9]+\.s, } 1 } } */ > > +/* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.s, [sw]} 3 } } > > +*/ > > /* { dg-final { scan-assembler-times {\tmov\tz[0-9]+\.d, [dx]} 9 } } > > */ > > /* { dg-final { scan-assembler-times {\tzip1\tz[0-9]+\.d, z[0-9]+\.d, > > z[0- 9]+\.d\n} 3 } } */ > > /* { dg-final { scan-assembler-not {\tzip2\t} } } */ @@ -53,7 +51,7 > > @@ TEST_ALL (VEC_PERM) > > /* { dg-final { scan-assembler-times {\twhilelo\tp[0-7]\.s} 6 } } */ > > /* { dg-final { scan-assembler-times {\twhilelo\tp[0-7]\.d} 6 } } */ > > /* { dg-final { scan-assembler-not {\tldr} } } */ > > -/* { dg-final { scan-assembler-times {\tstr} 2 } } */ > > -/* { dg-final { scan-assembler-times {\tstr\th[0-9]+} 2 } } */ > > +/* { dg-final { scan-assembler-not {\tstr} } } */ > > +/* { dg-final { scan-assembler-not {\tstr\th[0-9]+} } } */ > > > > /* { dg-final { scan-assembler-not {\tuqdec} } } */