From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 62183 invoked by alias); 21 Apr 2016 11:39:59 -0000 Mailing-List: contact gcc-patches-help@gcc.gnu.org; run by ezmlm Precedence: bulk List-Id: List-Archive: List-Post: List-Help: Sender: gcc-patches-owner@gcc.gnu.org Received: (qmail 62149 invoked by uid 89); 21 Apr 2016 11:39:57 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-2.4 required=5.0 tests=AWL,BAYES_00,RCVD_IN_DNSWL_LOW autolearn=ham version=3.3.2 spammy=UD:constraints.md, predicates.md, constraints.md, Cm2 X-HELO: mail-wm0-f49.google.com Received: from mail-wm0-f49.google.com (HELO mail-wm0-f49.google.com) (74.125.82.49) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES128-GCM-SHA256 encrypted) ESMTPS; Thu, 21 Apr 2016 11:39:46 +0000 Received: by mail-wm0-f49.google.com with SMTP id e201so83523809wme.0 for ; Thu, 21 Apr 2016 04:39:46 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=SRzTMLvhGm0K7C0Cxii94tw+1xGHpXtvJzpF6HDrA4I=; b=ILt/o0xv4CiRWmjSvuYTQ3djA9r8FUz99BkQPfsEZWQ3thuQE9yHA3XDaX+S8QVN4L uD4VQ03f5/w10s6shL9b+TLSJMNJoMYqLnFduJLr2wR+3u8PWL2HVBwqsXJ7yqf7wytR kiLkegCWvqVmsyz8xjLACytzF6WYLq8fKBgnHz0OLrb3TJz7zw6F1KuvxsS6sl2+M15y bITDQJqqHcWITHoIjBBYAWN8YCebnae/RrnbPT2R67IHqRdN1qnDf9apC1/DZV7li5C3 UbrlDF6SDNNiwfnydF4IExMqCMkZejWodCqhBpu2wUVpijn+BuORxmJxPSv5NOv3pjDe McEw== X-Gm-Message-State: AOPr4FVw7MhT0bIddrQ6cWlVwSHx5DxSTAIsR+hLVDvLF96y0F5bUlAPSC5ReWkf0aEOUA== X-Received: by 10.194.252.162 with SMTP id zt2mr8290002wjc.46.1461238783880; Thu, 21 Apr 2016 04:39:43 -0700 (PDT) Received: from localhost (host86-155-190-186.range86-155.btcentralplus.com. [86.155.190.186]) by smtp.gmail.com with ESMTPSA id a184sm2874470wma.3.2016.04.21.04.39.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 21 Apr 2016 04:39:42 -0700 (PDT) From: Andrew Burgess To: gcc-patches@gcc.gnu.org, gnu@amylaar.uk Cc: noamca@mellanox.com, Claudiu.Zissulescu@synopsys.com, Andrew Burgess Subject: [PATCHv2 0/7] ARC: Add support for nps400 variant Date: Thu, 21 Apr 2016 11:39:00 -0000 Message-Id: In-Reply-To: References: X-IsSubscribed: yes X-SW-Source: 2016-04/txt/msg01145.txt.bz2 This new iteration of the previous version is largely the same except that I now no longer use configure time options to build in support for nps400. Instead support controlled with a -mcpu=nps400 command line switch. This change was made to mirror a similar change that was requested when I pushed nps400 support upstream into binutils. Most of the instructions added in this series are now in mainline binutils, there are a few outstanding (<10) which I will return too after this patch, but if anyone is super keen then there's a version of binutils with full nps400 support on github: https://github.com/EZchip/binutils However, all of the nps400 specific tests are compile only, so a binutils with full nps400 support should not be required in order to test these changes. Thanks, Andrew --- Andrew Burgess (7): gcc/arc: Add support for nps400 cpu type. gcc/arc: Replace rI constraint with r & Cm2 for ld and update insns gcc/arc: convert some constraints to define_constraint gcc/arc: Add support for nps400 cmem xld/xst instructions gcc/arc: Add nps400 bitops support gcc/arc: Mask integer 'L' operands to 32-bit gcc/arc: Add an nps400 specific testcase gcc/ChangeLog.NPS400 | 104 ++++++ gcc/common/config/arc/arc-common.c | 4 + gcc/config/arc/arc-opts.h | 1 + gcc/config/arc/arc.c | 68 +++- gcc/config/arc/arc.h | 23 +- gcc/config/arc/arc.md | 567 +++++++++++++++++++++++------- gcc/config/arc/arc.opt | 18 + gcc/config/arc/constraints.md | 86 ++++- gcc/config/arc/predicates.md | 19 + gcc/testsuite/ChangeLog.NPS400 | 43 +++ gcc/testsuite/gcc.target/arc/cmem-1.c | 10 + gcc/testsuite/gcc.target/arc/cmem-2.c | 10 + gcc/testsuite/gcc.target/arc/cmem-3.c | 10 + gcc/testsuite/gcc.target/arc/cmem-4.c | 10 + gcc/testsuite/gcc.target/arc/cmem-5.c | 10 + gcc/testsuite/gcc.target/arc/cmem-6.c | 10 + gcc/testsuite/gcc.target/arc/cmem-7.c | 26 ++ gcc/testsuite/gcc.target/arc/cmem-ld.inc | 16 + gcc/testsuite/gcc.target/arc/cmem-st.inc | 18 + gcc/testsuite/gcc.target/arc/extzv-1.c | 11 + gcc/testsuite/gcc.target/arc/insv-1.c | 21 ++ gcc/testsuite/gcc.target/arc/insv-2.c | 18 + gcc/testsuite/gcc.target/arc/movb-1.c | 13 + gcc/testsuite/gcc.target/arc/movb-2.c | 13 + gcc/testsuite/gcc.target/arc/movb-3.c | 13 + gcc/testsuite/gcc.target/arc/movb-4.c | 13 + gcc/testsuite/gcc.target/arc/movb-5.c | 13 + gcc/testsuite/gcc.target/arc/movb_cl-1.c | 9 + gcc/testsuite/gcc.target/arc/movb_cl-2.c | 11 + gcc/testsuite/gcc.target/arc/movbi_cl-1.c | 9 + gcc/testsuite/gcc.target/arc/movh_cl-1.c | 27 ++ gcc/testsuite/gcc.target/arc/movl-1.c | 17 + gcc/testsuite/gcc.target/arc/nps400-1.c | 23 ++ 33 files changed, 1109 insertions(+), 155 deletions(-) create mode 100644 gcc/ChangeLog.NPS400 create mode 100644 gcc/testsuite/ChangeLog.NPS400 create mode 100644 gcc/testsuite/gcc.target/arc/cmem-1.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-2.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-3.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-4.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-5.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-6.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-7.c create mode 100644 gcc/testsuite/gcc.target/arc/cmem-ld.inc create mode 100644 gcc/testsuite/gcc.target/arc/cmem-st.inc create mode 100644 gcc/testsuite/gcc.target/arc/extzv-1.c create mode 100644 gcc/testsuite/gcc.target/arc/insv-1.c create mode 100644 gcc/testsuite/gcc.target/arc/insv-2.c create mode 100644 gcc/testsuite/gcc.target/arc/movb-1.c create mode 100644 gcc/testsuite/gcc.target/arc/movb-2.c create mode 100644 gcc/testsuite/gcc.target/arc/movb-3.c create mode 100644 gcc/testsuite/gcc.target/arc/movb-4.c create mode 100644 gcc/testsuite/gcc.target/arc/movb-5.c create mode 100644 gcc/testsuite/gcc.target/arc/movb_cl-1.c create mode 100644 gcc/testsuite/gcc.target/arc/movb_cl-2.c create mode 100644 gcc/testsuite/gcc.target/arc/movbi_cl-1.c create mode 100644 gcc/testsuite/gcc.target/arc/movh_cl-1.c create mode 100644 gcc/testsuite/gcc.target/arc/movl-1.c create mode 100644 gcc/testsuite/gcc.target/arc/nps400-1.c -- 2.6.4