From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from EUR04-HE1-obe.outbound.protection.outlook.com (mail-he1eur04on2042.outbound.protection.outlook.com [40.107.7.42]) by sourceware.org (Postfix) with ESMTPS id 85A633870C37 for ; Tue, 14 May 2024 14:56:24 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 85A633870C37 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 85A633870C37 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.7.42 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1715698587; cv=pass; b=Y1ITUkQbSMir7m5xZqUSpis9an6fFWkXo6v2V5mhZecjt2xc/2lA7aIz8sewIPm7r4FG7ZWFn+3iSg2Ns2HtCCmjgbmJIFYcddasgiOwLN2Z/7PEH7GMtX5SB9QzRLiOMXdAWeBjkipv+Y+dq+QgpyCRStGbgzYke5syrwdWNMw= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1715698587; c=relaxed/simple; bh=yqfUWlk1fBDEGdQQBMzZebajFpAKSg4jd3zVhRtUn18=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=ROKagV3/tdOBtp6Ug3CxYb/mgWLdg/wSrS3Kr8Udk7BR2zb7bIhfmL8rxD8HWuWGmIhBB3+AuBZCoNf07s0OiSRWn14ezHYbu97nhuATskedQQYOsOHLRp68gvnlHVv9Ek9SLrgbHnSWbfn5IY01VGYilw/qpiFfR25SpyQVoZI= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=BmqfcY3Wf137QocVbxh/Vic7v9/xjbIWDYrvfUfgJtRe4gRS4RMNNz3Su+lfjSE21g3/JmDP41tED1Xw+YyyE33jyxES/icwULR7aEbGn1fUcCBjV/mbbEPGqQ735qUdL1cfjuOrFNxSapzL4ImHbwjciySqOGZpQRkU3y9MLyaOUHMA9RjHu/bgIgPQ4oIOPEZ3hy0JyRtwB0rGWsdyYzhVM/V6l5zjSHPLUYo+jdemo2Jm10FdR375UYt4RgF98DZY15154FkYnsGSKoAkDsy1O3V0vn4PhD/ScyQNw5TyDAXttXEIhIpL0Nrm9DWo6wcdLUTYwlwlbvgxMjEpow== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l1WLYu014TZPiMB0fMgFaBvlHFIOinWYBZcl2Umm32g=; b=R6P5tHHxcSOEcZoNEyW+vsvSv/icxpJPjdfGZehsxBs9VMtka2UTI6iWYXzmtifWaYRwlNH1/N24xXSQzTovSt6OIfOhffWfJyEp3EsnXSJWG4YI/Aow+XRaW/zLFheLYcS948N9ZrkReiucV9izP7Ccunsppawn/mifT7s4huwznmhdbjDeb6kPZQrN4+AHbuHtK0KezqTxOumJCjlNPhu4qSYGW5lHPFf2mcu1gCA5jDlF9kn6w3/wSAZAvP5un6CXOlo+gDqcFxuo/1+QHyRj5lSeAXq2dy0V7yzpEltWH3yalcfGbse2LGhSZ3VeO2Z1yC4txeYY1qu8vr9SdQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l1WLYu014TZPiMB0fMgFaBvlHFIOinWYBZcl2Umm32g=; b=ls4LwRKKXIMAB0/ogbZC2j6NQBvyxoPhj53JqHNSbewEq/UPTSz5dKnV9PkMi7hABTWsN0Rsnl08aSjLtHOFIKvsZ978ZOXgpzKYVAyV3JwxSbh3oZc5XHwEMVY7FP+tHmH9S3bwSi50qLnxLd8jLbuPedzvkcr5oUcS/fH+phQ= Received: from DB6PR0301CA0083.eurprd03.prod.outlook.com (2603:10a6:6:30::30) by GV2PR08MB8437.eurprd08.prod.outlook.com (2603:10a6:150:c3::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.55; Tue, 14 May 2024 14:56:20 +0000 Received: from DU6PEPF0000B61F.eurprd02.prod.outlook.com (2603:10a6:6:30:cafe::18) by DB6PR0301CA0083.outlook.office365.com (2603:10a6:6:30::30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.55 via Frontend Transport; Tue, 14 May 2024 14:56:19 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DU6PEPF0000B61F.mail.protection.outlook.com (10.167.8.134) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7587.21 via Frontend Transport; Tue, 14 May 2024 14:56:18 +0000 Received: ("Tessian outbound b7675f20d34d:v315"); Tue, 14 May 2024 14:56:18 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: ef30c68497a73d12 X-CR-MTA-TID: 64aa7808 Received: from 06463518ed1a.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id BFAD62FD-280B-408A-AFA9-D875CEFB2756.1; Tue, 14 May 2024 14:56:12 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 06463518ed1a.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Tue, 14 May 2024 14:56:12 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QN4bfhuar3e6AU69WdHtlmjMfOUOf8oGTAa1B+WxcNwObZsUOA8VHOFiygZv8IHNioC0PElc+TLUJb8KbQlt6u4PyNhfZtVjwvhlmgAADt6FbFeXylDMcGilZS+gAYSAnALnBDSkZWJyff7kPVo8nxr+xVXP+IMBvxy942MRbDfUZfw5XoF18fiY2xfCsGESzcfiFP+VtIKU66mdAeOz37RJtPwk77XBTTx37SbR8V6FbX6FJffBogLk59tlHBXWC6D/jdS/xsOeKv0uJaGn0nYjtyNs/l+ZFQuTf38qjI+UFYbmE3k8e0BKQPI/mYO1KFeGzXdOSdGuErfepX5/JA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l1WLYu014TZPiMB0fMgFaBvlHFIOinWYBZcl2Umm32g=; b=T/Q0AJjB0dr+DZBdBImJT+tvltoypN8ys2brkLzNPlPmRmZUkdZepHp5dRUwiRBdQ4N6+Hn3qRuafDhvH2sibtptW3m6lXyONgE8X4U8fXWPZSXHCkW+pZevYdZ9CtxtSIaahtf1Z5fOga/qHIbotFKDeIM2xY+4ZkhBFVlYgBI5tky6WFC6lnC3EIqJmmkKH4DqRrLzY8VgqvJWljyybBhz4dTLyk1uMwhvX6CzZlmW/eEeyRTJ5dKXkV5KZk5NsXU6Gu49kFtoS+0tx8S83xI/anz0OQFX6Sn25NwL074h72kFLzOdVr+iZTwTonZm2kSMhJ9J92p/8oEu98riBw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=l1WLYu014TZPiMB0fMgFaBvlHFIOinWYBZcl2Umm32g=; b=ls4LwRKKXIMAB0/ogbZC2j6NQBvyxoPhj53JqHNSbewEq/UPTSz5dKnV9PkMi7hABTWsN0Rsnl08aSjLtHOFIKvsZ978ZOXgpzKYVAyV3JwxSbh3oZc5XHwEMVY7FP+tHmH9S3bwSi50qLnxLd8jLbuPedzvkcr5oUcS/fH+phQ= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) by DB8PR08MB5467.eurprd08.prod.outlook.com (2603:10a6:10:11b::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7544.55; Tue, 14 May 2024 14:56:10 +0000 Received: from AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::3b48:ae45:5b79:cc29]) by AS8PR08MB6678.eurprd08.prod.outlook.com ([fe80::3b48:ae45:5b79:cc29%5]) with mapi id 15.20.7544.052; Tue, 14 May 2024 14:56:10 +0000 Date: Tue, 14 May 2024 15:56:05 +0100 From: Andrew Carlotti To: gcc-patches@gcc.gnu.org Cc: Richard Sandiford Subject: [PATCH 03/12] aarch64: Don't use 0 for aarch64_feature_flags Message-ID: References: <0c99ec88-434d-a9de-0e0e-c281cb2dff4d@e124511.cambridge.arm.com> Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <0c99ec88-434d-a9de-0e0e-c281cb2dff4d@e124511.cambridge.arm.com> X-ClientProxiedBy: LO4P123CA0602.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:295::16) To AS8PR08MB6678.eurprd08.prod.outlook.com (2603:10a6:20b:398::8) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: AS8PR08MB6678:EE_|DB8PR08MB5467:EE_|DU6PEPF0000B61F:EE_|GV2PR08MB8437:EE_ X-MS-Office365-Filtering-Correlation-Id: 878ac2d4-3703-43f9-8269-08dc7426032c x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230031|366007|1800799015|376005; X-Microsoft-Antispam-Message-Info-Original: =?us-ascii?Q?0XyT1Dypvj8kGlflMX2zTtsC5S8zCoRvNZI5I8t7KWbOLVIxhtVGSpPJ7A93?= =?us-ascii?Q?PADtZwYeNneQ9Nn/AVm+noghKE8Lf8lgt7RGOapNgh6Cthx/VKH031kOT893?= =?us-ascii?Q?KCqGwT9khFQC9VTEk/6YQREwcL9nSgf1V66qoIxKB/ChLLz53SZ3tdrsMN6f?= =?us-ascii?Q?WOzijX0OHH1nsFe83Rx7rR39qTK0LyAXDmsaTqdsambOEfNPuC9l6cMgbCKe?= =?us-ascii?Q?YV5lZGynFKDhwT/154YrsDwm8mQV+dsRTPdVjN8QanLgCfO17FfKkwuoRncj?= =?us-ascii?Q?8isqPTZjt0PEYfVUAn1bK/QC3bLdkVVuzJzSJr7WKyjtpxDHDuZIyoURhsNs?= =?us-ascii?Q?L9EGE/Qhzkb3SfyNBVj3P2A1ky9C9njyIUuqByTbDpr5O/uw2SFiEOE9wdZ4?= =?us-ascii?Q?GwXB5o0WMu1b9enjNRoSg4HsiiA1nNmvFad/kiziHKHMiSYXbjX/SJQbmIgJ?= =?us-ascii?Q?omjIRXYAdIC21KCoA+nkGT5bGosIchvm6vzHMHhJEAy4fj8Rx+gA73yufBOx?= =?us-ascii?Q?4pF5ftYlUfNDo/Hu1K5p8RDpjnCXizRPVqgM2QmnZkaBDopNKsn/LlcAfVGa?= =?us-ascii?Q?78KdG4Db7bUcj2ZsWhwi4bg8ObCONo6TZ1WXnnN7/SFnVFF6HYIYsVa0Ak8Z?= =?us-ascii?Q?+FT/45+xp26xYZXOTEVg6BsSr9hcikY1mNbXrnfvb4A+CcIIkdmfDFgFnaQC?= =?us-ascii?Q?bsWjEc8/SvgYsvYmbpLdzdNgvGcrDjb7ROmbLhBi4yLvsfKfsBBMHXWKZAcY?= =?us-ascii?Q?c/tLH7YvBVVvEDot0xJgt4dmLpSrBawu52iZ4ItjPF+kq7MfuQjMOlyJzv+7?= =?us-ascii?Q?8Yb6GmRlLlTCwq0x8+oVNpAAA9Rl0NHtkg7Nh/9U9v/yV9Mx891HNxsUHbGn?= =?us-ascii?Q?44855682x0oyopFelgOpBtnP9MA5FM72VeiTAZRUWV7xS+gXRJhDmAnque3A?= =?us-ascii?Q?tYPsYj5oirFAMs+TmEoVujP4hj9OhT+l/f76B5hRP48IxYgKBP2CSOgoIiQF?= =?us-ascii?Q?QpF26W3dH8AlQmqHKFncAmfyTxHJ4KzD32VvrDkH4DB1FsEmgYIQuExew0dH?= =?us-ascii?Q?lDhsTR0qPHeArh54KRpMivsRFvmHjmvayJU5o4mCJeW1u8hnlyFS+MnxFfw7?= =?us-ascii?Q?C60JUS17K1LUrVT2Z2uSEaewq9ddrX/abtvLVWeAwtdn4j0n7PS47D0lJ8RP?= =?us-ascii?Q?hj8Pal+t47husk6AslcmtKTb9F4pNvbx0dq/5kXSWzh8uR64ooHb0prsE4xW?= =?us-ascii?Q?5SY3S67lmBT62Q28tOzNi1+6wbS8jCRQtRbk83qTug=3D=3D?= X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:AS8PR08MB6678.eurprd08.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230031)(366007)(1800799015)(376005);DIR:OUT;SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB8PR08MB5467 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DU6PEPF0000B61F.eurprd02.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 413db177-7a42-4d10-fd5e-08dc7425fdb9 X-Microsoft-Antispam: BCL:0;ARA:13230031|82310400017|376005|35042699013|36860700004|1800799015; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?QgSNg2eReqPzuGyb7QKZNXVwaceQ2+pfsZBPsW9Da8pbgyaakD8HEqslA8w/?= =?us-ascii?Q?IizLb+nx/RGzsvVLhz4sUk6BvRQSrbY7lT8zzaLkQGPHqTguD0bdh583Or8V?= =?us-ascii?Q?q1HYdSaPvVE3Jm+syykBu7OX3y1IfbzP6c5fWEi+KBSgAHfNg3lBJNGKPJPw?= =?us-ascii?Q?AsmVnuZnJBNzmUP+JqUZo7sf5Lq06cXxT0TSmtjZsqUesF5bEuBjOoAjtEwD?= =?us-ascii?Q?vl4zygwx7g6H5I1iTBl9lRnb+BN9z7fo2nvJj/46kMOxlwVIWju8KTo6wz/r?= =?us-ascii?Q?6gM+rZq8Y6M3fFnrYoP4n7hcSVaK1MjR/EiTO/jOPmJIjwgUn9xnaTWRDvYb?= =?us-ascii?Q?w6ZdUDpsdNjdkaa3zZneA9EnDujML0LSzXGca6iCDEPKcek+erIRc+TFrJg3?= =?us-ascii?Q?bmX1PoEMbivnForkEsi5IgXpUghAWJ8SLdWyZwPLnNyBW6aWCStrnKFagVlX?= =?us-ascii?Q?3MG2ey1jD8MflNBENh++nU0OYNhXJeCghy/WtLicDO5MuYqRdpKhImaesyQI?= =?us-ascii?Q?6oI7NWVHh9DVtRfmhe86lrA+q1BGo5GO0kAHpoOnRJYfyB5dKEgZjLsbxoRY?= =?us-ascii?Q?Wer+K+Tz4qWBHjIUJlQK1DKYNu7Z3ZayhS1HCUQ17zIZgmHbqai4NMOETrCG?= =?us-ascii?Q?SquBcVmOxjorxjpL0eP33vQRHgxkniC0aIQ2fuRTXiVCVroBPxK4OFto1rMp?= =?us-ascii?Q?LSF68wz9lvAr9pFGBVfMU6RgAzCg4nRp6XiVpEmO+/Cw9uqghYmWCnIr0IcQ?= =?us-ascii?Q?QeFaU69NKWuQT3XYr1f4ezINLrZhj7XzcI9a+JXRETmPq2hp4BtshCmdjlhc?= =?us-ascii?Q?76fqEvSmr7tUtEFyQyShAIauuUVTE1XQk8o8vTDkBL140EoGiJhdThEoCHB1?= =?us-ascii?Q?9LEEM0f/erSrBBQKwuQEHf5qf37oB93Lz2Jg0cLQi/JZAd/97mvA9gyBgvQZ?= =?us-ascii?Q?8AKE3qrj/sckIeYyNp2pYhSjjBpzQ/X8XGLxGfn2pvENjbV+3XoIT3vvCnYE?= =?us-ascii?Q?qg1P0kMqNy0GVRdjpQQando/BHgp9BMzg+9/awUWIG8cHbKxXYv5J8m0D2ON?= =?us-ascii?Q?edOeBmixdiMcYfhjBDxhi2yWTJ1bKB3jN70IhZb82KMq/OAp6yEPFuoSEmel?= =?us-ascii?Q?ZcQD44A0xXYqGVeoxqRfIbEp7167pByEEbne3qA0KuzuAG608BJnanZcAu3y?= =?us-ascii?Q?e0Qlxs0Hdl6cL5rJ8ZtP8+4STlLVEMCm8zsV/JB1hxGNV9pzFFI9Qfxphp4Q?= =?us-ascii?Q?snTXGBAFGOaXjnxtzN72zY7vuZp2X/CF832vUnafZpbVAdyIfY+1cpmJ2y1F?= =?us-ascii?Q?MepULhQ9W91Y/GDZksmB7VmUiw0Ud+JzxP7qPt2t2v3h8A/X72EXZ4X2p4hr?= =?us-ascii?Q?8jgJ7UQkKpIrUqi3u0wprcaz9rUI?= X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230031)(82310400017)(376005)(35042699013)(36860700004)(1800799015);DIR:OUT;SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 14 May 2024 14:56:18.9970 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 878ac2d4-3703-43f9-8269-08dc7426032c X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DU6PEPF0000B61F.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB8437 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,FORGED_SPF_HELO,GIT_PATCH_0,KAM_LOTSOFHASH,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_NONE,TXREP,UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: Replace all uses of 0 for aarch64_feature_flags variable initialisation with the (almost) new macro AARCH64_NO_FEATURES. This is needed because a later commit will disallow casts to aarch64_feature_flags from integer types. gcc/ChangeLog: * common/config/aarch64/aarch64-common.cc (all_extensions): Use AARCH64_NO_FEATURES. (all_cores): Ditto. (all_architectures): Ditto. (aarch64_get_extension_string_for_isa_flags): Ditto. * config/aarch64/aarch64-feature-deps.h (get_flags): Ditto. (get_enable): Ditto. (get_flags_off): Ditto. * config/aarch64/aarch64-opts.h (AARCH64_NO_FEATURES): Define. * config/aarch64/aarch64-protos.h: Use AARCH64_NO_FEATURES. * config/aarch64/aarch64-sve-builtins-sme.def (REQUIRED_EXTENSIONS): Ditto. * config/aarch64/aarch64-sve-builtins.cc (function_groups): Ditto. * config/aarch64/aarch64-sve-builtins.h: (get_contiguous_base): Ditto. (sve_switcher): Ditto. * config/aarch64/aarch64.cc (all_architectures): Ditto. (all_cores): Ditto. (AARCH64_NO_FEATURES): Remove superceded #define and #undef. (aarch64_override_options): Use AARCH64_NO_FEATURES. (aarch64_process_target_attr): Remove dead initialisation. * config/aarch64/driver-aarch64.cc (aarch64_cpu_data): Use AARCH64_NO_FEATURES. (aarch64_arches): Ditto. (host_detect_local_cpu): Ditto. diff --git a/gcc/common/config/aarch64/aarch64-common.cc b/gcc/common/config/aarch64/aarch64-common.cc index 951d041d3109b935e90a7cb5d714940414e81761..162b622564ab543cadfc24a7341f1fc476733f45 100644 --- a/gcc/common/config/aarch64/aarch64-common.cc +++ b/gcc/common/config/aarch64/aarch64-common.cc @@ -158,7 +158,8 @@ static constexpr aarch64_option_extension all_extensions[] = {NAME, AARCH64_FL_##IDENT, feature_deps::IDENT ().explicit_on, \ feature_deps::get_flags_off (feature_deps::root_off_##IDENT)}, #include "config/aarch64/aarch64-option-extensions.def" - {NULL, 0, 0, 0} + {NULL, AARCH64_NO_FEATURES, AARCH64_NO_FEATURES, + AARCH64_NO_FEATURES} }; struct processor_name_to_arch @@ -183,7 +184,7 @@ static constexpr processor_name_to_arch all_cores[] = {NAME, AARCH64_ARCH_##ARCH_IDENT, feature_deps::cpu_##CORE_IDENT}, #include "config/aarch64/aarch64-cores.def" {"generic", AARCH64_ARCH_V8A, feature_deps::V8A ().enable}, - {"", aarch64_no_arch, 0} + {"", aarch64_no_arch, AARCH64_NO_FEATURES} }; /* Map architecture revisions to their string representation. */ @@ -192,7 +193,7 @@ static constexpr arch_to_arch_name all_architectures[] = #define AARCH64_ARCH(NAME, B, ARCH_IDENT, D, E) \ {AARCH64_ARCH_##ARCH_IDENT, NAME, feature_deps::ARCH_IDENT ().enable}, #include "config/aarch64/aarch64-arches.def" - {aarch64_no_arch, "", 0} + {aarch64_no_arch, "", AARCH64_NO_FEATURES} }; /* Parse the architecture extension string STR and update ISA_FLAGS @@ -299,14 +300,14 @@ aarch64_get_extension_string_for_isa_flags However, assemblers with Armv8-R AArch64 support should not have this issue, so we don't need this fix when targeting Armv8-R. */ auto explicit_flags = (!(current_flags & AARCH64_FL_V8R) - ? AARCH64_FL_CRC : 0); + ? AARCH64_FL_CRC : AARCH64_NO_FEATURES); /* Add the features in isa_flags & ~current_flags using the smallest possible number of extensions. We can do this by iterating over the array in reverse order, since the array is sorted topologically. But in order to make the output more readable, it seems better to add the strings in definition order. */ - aarch64_feature_flags added = 0; + aarch64_feature_flags added = AARCH64_NO_FEATURES; auto flags_crypto = AARCH64_FL_AES | AARCH64_FL_SHA2; for (unsigned int i = ARRAY_SIZE (all_extensions); i-- > 0; ) { diff --git a/gcc/config/aarch64/aarch64-feature-deps.h b/gcc/config/aarch64/aarch64-feature-deps.h index 79126db88254b89f74a8583d50a77bc27865e265..992e133d76935d411ce4cd39480c07ea18c62ddf 100644 --- a/gcc/config/aarch64/aarch64-feature-deps.h +++ b/gcc/config/aarch64/aarch64-feature-deps.h @@ -26,7 +26,7 @@ namespace feature_deps { /* Together, these definitions of get_flags take a list of feature names (representing functions that are defined below) and return the set of associated flags. */ -constexpr aarch64_feature_flags get_flags () { return 0; } +constexpr aarch64_feature_flags get_flags () { return AARCH64_NO_FEATURES; } template constexpr aarch64_feature_flags @@ -37,7 +37,7 @@ get_flags (T1 i, Ts... args) /* Like get_flags, but return the transitive closure of those features and the ones that they rely on. */ -constexpr aarch64_feature_flags get_enable () { return 0; } +constexpr aarch64_feature_flags get_enable () { return AARCH64_NO_FEATURES; } template constexpr aarch64_feature_flags @@ -97,9 +97,10 @@ template struct info; constexpr aarch64_feature_flags get_flags_off (aarch64_feature_flags mask) { - return (0 + return (AARCH64_NO_FEATURES #define AARCH64_OPT_EXTENSION(A, IDENT, C, D, E, F) \ - | (feature_deps::IDENT ().enable & mask ? AARCH64_FL_##IDENT : 0) + | (feature_deps::IDENT ().enable & mask ? AARCH64_FL_##IDENT \ + : AARCH64_NO_FEATURES) #include "config/aarch64/aarch64-option-extensions.def" ); } diff --git a/gcc/config/aarch64/aarch64-opts.h b/gcc/config/aarch64/aarch64-opts.h index 06a4fed3833482543891b4f7c778933f7cebd631..376d7b5ad25e8838bc83fd9ab1c6f09c6de10835 100644 --- a/gcc/config/aarch64/aarch64-opts.h +++ b/gcc/config/aarch64/aarch64-opts.h @@ -29,6 +29,8 @@ constexpr unsigned int AARCH64_NUM_ISA_MODES = (0 #define DEF_AARCH64_ISA_MODE(IDENT) + 1 #include "aarch64-isa-modes.def" ); + +#define AARCH64_NO_FEATURES aarch64_feature_flags (0) #endif /* The various cores that implement AArch64. */ diff --git a/gcc/config/aarch64/aarch64-protos.h b/gcc/config/aarch64/aarch64-protos.h index 42639e9efcf1e0f9362f759ae63a31b8eeb0d581..4b1fefdd53843e97d3249bfb4d9fed2ffe60f865 100644 --- a/gcc/config/aarch64/aarch64-protos.h +++ b/gcc/config/aarch64/aarch64-protos.h @@ -736,7 +736,8 @@ const unsigned int AARCH64_BUILTIN_CLASS = (1 << AARCH64_BUILTIN_SHIFT) - 1; class aarch64_simd_switcher { public: - aarch64_simd_switcher (aarch64_feature_flags extra_flags = 0); + aarch64_simd_switcher (aarch64_feature_flags extra_flags = + AARCH64_NO_FEATURES); ~aarch64_simd_switcher (); private: diff --git a/gcc/config/aarch64/aarch64-sve-builtins-sme.def b/gcc/config/aarch64/aarch64-sve-builtins-sme.def index 416df0b3637744503aa2f5f25fc21e204a4e2a77..4d2c96e8aa0865d5139338924f3bb4394efda04f 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins-sme.def +++ b/gcc/config/aarch64/aarch64-sve-builtins-sme.def @@ -32,7 +32,7 @@ DEF_SME_ZA_FUNCTION_GS (NAME, SHAPE, TYPES, none, PREDS) #endif -#define REQUIRED_EXTENSIONS 0 +#define REQUIRED_EXTENSIONS AARCH64_NO_FEATURES DEF_SME_FUNCTION (arm_has_sme, bool_inherent, none, none) DEF_SME_FUNCTION (arm_in_streaming_mode, bool_inherent, none, none) #undef REQUIRED_EXTENSIONS diff --git a/gcc/config/aarch64/aarch64-sve-builtins.h b/gcc/config/aarch64/aarch64-sve-builtins.h index 9cc07d5fa3debb855e787a0874a4c94bcaec65db..9028fa8554e553bfa1ea017cf3320d59ea3f82fb 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.h +++ b/gcc/config/aarch64/aarch64-sve-builtins.h @@ -666,7 +666,7 @@ public: rtx convert_to_pmode (rtx); rtx get_contiguous_base (machine_mode, unsigned int = 1, unsigned int = 2, - aarch64_feature_flags = 0); + aarch64_feature_flags = AARCH64_NO_FEATURES); rtx get_fallback_value (machine_mode, unsigned int, unsigned int, unsigned int &); rtx get_reg_target (); @@ -799,7 +799,7 @@ public: class sve_switcher : public aarch64_simd_switcher { public: - sve_switcher (aarch64_feature_flags = 0); + sve_switcher (aarch64_feature_flags = AARCH64_NO_FEATURES); ~sve_switcher (); private: diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc index f3983a123e354a7626d4646363883d444fa6b8a5..d555f350cd79ebed21dab77208b0ce291ab90e79 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc @@ -894,7 +894,7 @@ static CONSTEXPR const function_group_info function_groups[] = { static CONSTEXPR const function_group_info neon_sve_function_groups[] = { #define DEF_NEON_SVE_FUNCTION(NAME, SHAPE, TYPES, GROUPS, PREDS) \ { #NAME, &neon_sve_bridge_functions::NAME, &shapes::SHAPE, types_##TYPES, \ - groups_##GROUPS, preds_##PREDS, 0 }, + groups_##GROUPS, preds_##PREDS, AARCH64_NO_FEATURES }, #include "aarch64-neon-sve-bridge-builtins.def" }; diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index 4e6ad1023f638c9756ee9503b1ecbd3c1573871a..582dac5129faccee0db3a68f6bdf866e8b41a059 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -450,7 +450,8 @@ static CONSTEXPR const processor all_architectures[] = {NAME, CORE, CORE, AARCH64_ARCH_##ARCH_IDENT, \ feature_deps::ARCH_IDENT ().enable, NULL}, #include "aarch64-arches.def" - {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, NULL} + {NULL, aarch64_none, aarch64_none, aarch64_no_arch, AARCH64_NO_FEATURES, + NULL} }; /* Processor cores implementing AArch64. */ @@ -460,7 +461,8 @@ static const struct processor all_cores[] = {NAME, IDENT, SCHED, AARCH64_ARCH_##ARCH, \ feature_deps::cpu_##IDENT, &COSTS##_tunings}, #include "aarch64-cores.def" - {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, NULL} + {NULL, aarch64_none, aarch64_none, aarch64_no_arch, AARCH64_NO_FEATURES, + NULL} }; /* Internal representation of system registers. */ typedef struct { @@ -490,8 +492,6 @@ typedef struct { #define AARCH64_FEATURES(N, ...) \ AARCH64_OR_FEATURES_##N (0, __VA_ARGS__) -#define AARCH64_NO_FEATURES 0 - /* Flags associated with the properties of system registers. It mainly serves to mark particular registers as read or write only. */ #define F_DEPRECATED (1 << 1) @@ -514,8 +514,6 @@ const sysreg_t aarch64_sysregs[] = #undef CPENC }; -#undef AARCH64_NO_FEATURES - using sysreg_map_t = hash_map; static sysreg_map_t *sysreg_map = nullptr; @@ -18788,9 +18786,9 @@ static const struct aarch_branch_protect_type aarch64_branch_protect_types[] = static void aarch64_override_options (void) { - aarch64_feature_flags cpu_isa = 0; - aarch64_feature_flags arch_isa = 0; - aarch64_set_asm_isa_flags (0); + aarch64_feature_flags cpu_isa = AARCH64_NO_FEATURES; + aarch64_feature_flags arch_isa = AARCH64_NO_FEATURES; + aarch64_set_asm_isa_flags (AARCH64_NO_FEATURES); const struct processor *cpu = NULL; const struct processor *arch = NULL; @@ -19553,7 +19551,7 @@ aarch64_process_target_attr (tree args) { /* Check if token is possibly an arch extension without leading '+'. */ - aarch64_feature_flags isa_temp = 0; + aarch64_feature_flags isa_temp; auto with_plus = std::string ("+") + token; enum aarch_parse_opt_result ext_res = aarch64_parse_extension (with_plus.c_str (), &isa_temp, nullptr); diff --git a/gcc/config/aarch64/driver-aarch64.cc b/gcc/config/aarch64/driver-aarch64.cc index b620351e572038d84da5d401a9c295fe19797b4e..56fd4d8d7666e569ae5f20b9d5ab8933335c4fa5 100644 --- a/gcc/config/aarch64/driver-aarch64.cc +++ b/gcc/config/aarch64/driver-aarch64.cc @@ -67,7 +67,8 @@ struct aarch64_core_data static CONSTEXPR const aarch64_core_data aarch64_cpu_data[] = { #include "aarch64-cores.def" - { NULL, NULL, INVALID_IMP, INVALID_CORE, ALL_VARIANTS, 0 } + { NULL, NULL, INVALID_IMP, INVALID_CORE, ALL_VARIANTS, + AARCH64_NO_FEATURES } }; @@ -85,7 +86,7 @@ struct aarch64_arch_driver_info static CONSTEXPR const aarch64_arch_driver_info aarch64_arches[] = { #include "aarch64-arches.def" - {NULL, NULL, 0} + {NULL, NULL, AARCH64_NO_FEATURES} }; @@ -261,9 +262,9 @@ host_detect_local_cpu (int argc, const char **argv) unsigned int variants[2] = { ALL_VARIANTS, ALL_VARIANTS }; unsigned int n_variants = 0; bool processed_exts = false; - aarch64_feature_flags extension_flags = 0; - aarch64_feature_flags unchecked_extension_flags = 0; - aarch64_feature_flags default_flags = 0; + aarch64_feature_flags extension_flags = AARCH64_NO_FEATURES; + aarch64_feature_flags unchecked_extension_flags = AARCH64_NO_FEATURES; + aarch64_feature_flags default_flags = AARCH64_NO_FEATURES; std::string buf; size_t sep_pos = -1; char *fcpu_info;