From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-qt1-x82b.google.com (mail-qt1-x82b.google.com [IPv6:2607:f8b0:4864:20::82b]) by sourceware.org (Postfix) with ESMTPS id 795EC383FBB6 for ; Fri, 3 Mar 2023 04:53:43 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 795EC383FBB6 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivosinc.com Received: by mail-qt1-x82b.google.com with SMTP id cf14so1706006qtb.10 for ; Thu, 02 Mar 2023 20:53:43 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:content-language:to:subject:from :user-agent:mime-version:date:message-id:from:to:cc:subject:date :message-id:reply-to; bh=Fh3AxmA49n+kQWlSqyZvf8rzYcF47ucV9eudaUIwM7s=; b=2pjTWJFUq735R9Hz7vKaWkz12QHn8tjEFqaXM4KJmtgxaqutlg5uJYxOXzv3FEgNUI 8oHslZG/LLwLd1Co01QWPPeUhoWopj89fTQifiWvt8f8DSbtQ4u4CoihM7kPYJCC+nNa dEfN/GCwZU56QGUzB/LKE5sL2cJeisXWUnGZqoZD2cDbYiks7yNNnnTSfZ7R1mtALZK8 Q/J2DiloisLs8iRRzNWRDZzye2dS79xVTEY0kBIAP/6ifslye2WfMww9CbQlS3uCz27Z 91EIliAqb2jOP43xi2k1sGKHTDw6LjMheJIgLxLq/7NM46nmz7WnAYKY1bsQSGQ0NtOn Q0yg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:content-language:to:subject:from :user-agent:mime-version:date:message-id:x-gm-message-state:from:to :cc:subject:date:message-id:reply-to; bh=Fh3AxmA49n+kQWlSqyZvf8rzYcF47ucV9eudaUIwM7s=; b=qz0kAhagXO8BhpL4VrOACPaPApB/zad77q9vtu8VDRg3dIUVFhGW6jT3T/jSic1Hhl ZHFG/FseLcGz3CQZHuXEvbffr5jmaAmSbQmHx3tORqq0RwxRYYnapYHg8bLG27vlm5aw qjm23S4vydTn1NQU98rZ/QnSsU3uRqtA369uohbFgJgvGhXQbuUt0E6rAvLfukkFT3zS GyG2eyVKkr4rNfvIWa/HzplX1kgscgD+PUHVcY1XG4VuypLN3Zsnc4sX1J8TcrDIcEIu ge2x8pVRp4ZNnuorjDjgCWu/bVFmLysPtraM9cPDXEZQ6CiSV2cuTuqp9RyLgidSZGuN EVeg== X-Gm-Message-State: AO0yUKUqc3HwWbObN3oSPywr6fjZ2nxwgGeHT0/5LCQD0venoTy8BCet iEX6yz9ULDUo44H39bvOSscVYjgfvDHxJTJr X-Google-Smtp-Source: AK7set84z6yF2T4rtqBPeXGs+I6ZXyO1w2vVDixrcQAyFuPbmAEauR8VqekmO/MF3oPL8OvHissavw== X-Received: by 2002:ac8:4904:0:b0:3ba:2b4:7b39 with SMTP id e4-20020ac84904000000b003ba02b47b39mr769173qtq.46.1677819223061; Thu, 02 Mar 2023 20:53:43 -0800 (PST) Received: from [192.168.86.117] ([136.57.172.92]) by smtp.gmail.com with ESMTPSA id w15-20020ac8718f000000b003b9bf862c04sm1037449qto.55.2023.03.02.20.53.42 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 02 Mar 2023 20:53:42 -0800 (PST) Message-ID: Date: Thu, 2 Mar 2023 23:53:42 -0500 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.7.1 From: Michael Collison Subject: [PATCH 07/07] RISC-V: Add auto-vectorization support To: gcc-patches Content-Language: en-US Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00,BODY_8BITS,DKIM_SIGNED,DKIM_VALID,GIT_PATCH_0,KAM_SHORT,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS,TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org List-Id: This patch adds tests for autovectorization of integer add and subtract. gcc/testsuite/ChangeLog:     * gcc.target/riscv/rvv/autovec: New directory     for autovectorization tests.     * gcc.target/riscv/rvv/autovec/loop-add-rv32.c: New     test to verify code generation of vector add on rv32.     * gcc.target/riscv/rvv/autovec/loop-add.c: New     test to verify code generation of vector add on rv64.     * gcc.target/riscv/rvv/autovec/loop-sub-rv32.c: New     test to verify code generation of vector subtract on rv32.     * gcc.target/riscv/rvv/autovec/loop-sub.c: New     test to verify code generation of vector subtract on rv64. ---  .../riscv/rvv/autovec/loop-add-rv32.c         | 24 +++++++++++++++++++  .../gcc.target/riscv/rvv/autovec/loop-add.c   | 24 +++++++++++++++++++  .../riscv/rvv/autovec/loop-sub-rv32.c         | 24 +++++++++++++++++++  .../gcc.target/riscv/rvv/autovec/loop-sub.c   | 24 +++++++++++++++++++  4 files changed, 96 insertions(+)  create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add-rv32.c  create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add.c  create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub-rv32.c  create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub.c diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add-rv32.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add-rv32.c new file mode 100644 index 00000000000..bdc3b6892e9 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add-rv32.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-additional-options "-O2 -ftree-vectorize -march=rv32gcv -mabi=ilp32d" } */ + +#include + +#define TEST_TYPE(TYPE)                 \ +  void vadd_##TYPE (TYPE *dst, TYPE *a, TYPE *b, int n)    \ +  {                            \ +    for (int i = 0; i < n; i++)                \ +      dst[i] = a[i] + b[i];                \ +  } + +/* *int8_t not autovec currently. */ +#define TEST_ALL()    \ + TEST_TYPE(int16_t)    \ + TEST_TYPE(uint16_t)    \ + TEST_TYPE(int32_t)    \ + TEST_TYPE(uint32_t)    \ + TEST_TYPE(int64_t)    \ + TEST_TYPE(uint64_t) + +TEST_ALL() + +/* { dg-final { scan-assembler-times {\tvadd\.vv} 6 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add.c new file mode 100644 index 00000000000..d7f992c7d27 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-add.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-additional-options "-O2 -ftree-vectorize -march=rv64gcv -mabi=lp64d" } */ + +#include + +#define TEST_TYPE(TYPE)                 \ +  void vadd_##TYPE (TYPE *dst, TYPE *a, TYPE *b, int n)    \ +  {                            \ +    for (int i = 0; i < n; i++)                \ +      dst[i] = a[i] + b[i];                \ +  } + +/* *int8_t not autovec currently. */ +#define TEST_ALL()    \ + TEST_TYPE(int16_t)    \ + TEST_TYPE(uint16_t)    \ + TEST_TYPE(int32_t)    \ + TEST_TYPE(uint32_t)    \ + TEST_TYPE(int64_t)    \ + TEST_TYPE(uint64_t) + +TEST_ALL() + +/* { dg-final { scan-assembler-times {\tvadd\.vv} 6 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub-rv32.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub-rv32.c new file mode 100644 index 00000000000..7d0a40ec539 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub-rv32.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-additional-options "-O2 -ftree-vectorize -march=rv32gcv -mabi=ilp32d" } */ + +#include + +#define TEST_TYPE(TYPE)                 \ +  void vadd_##TYPE (TYPE *dst, TYPE *a, TYPE *b, int n)    \ +  {                            \ +    for (int i = 0; i < n; i++)                \ +      dst[i] = a[i] - b[i];                \ +  } + +/* *int8_t not autovec currently. */ +#define TEST_ALL()    \ + TEST_TYPE(int16_t)    \ + TEST_TYPE(uint16_t)    \ + TEST_TYPE(int32_t)    \ + TEST_TYPE(uint32_t)    \ + TEST_TYPE(int64_t)    \ + TEST_TYPE(uint64_t) + +TEST_ALL() + +/* { dg-final { scan-assembler-times {\tvsub\.vv} 6 } } */ diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub.c new file mode 100644 index 00000000000..c8900884f83 --- /dev/null +++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/loop-sub.c @@ -0,0 +1,24 @@ +/* { dg-do compile } */ +/* { dg-additional-options "-O2 -ftree-vectorize -march=rv64gcv -mabi=lp64d" } */ + +#include + +#define TEST_TYPE(TYPE)                 \ +  void vadd_##TYPE (TYPE *dst, TYPE *a, TYPE *b, int n)    \ +  {                            \ +    for (int i = 0; i < n; i++)                \ +      dst[i] = a[i] - b[i];                \ +  } + +/* *int8_t not autovec currently. */ +#define TEST_ALL()    \ + TEST_TYPE(int16_t)    \ + TEST_TYPE(uint16_t)    \ + TEST_TYPE(int32_t)    \ + TEST_TYPE(uint32_t)    \ + TEST_TYPE(int64_t)    \ + TEST_TYPE(uint64_t) + +TEST_ALL() + +/* { dg-final { scan-assembler-times {\tvsub\.vv} 6 } } */ -- 2.34.1