[PATCH] [PR target/97727] aarch64: [testcase] fix bf16_vstN_lane_2.c for big endian targets

[PATCH] [PR target/97727] aarch64: [testcase] fix bf16_vstN_lane_2.c for big endian targets

[Andrea Corallo]

[-- Attachment #1: Type: text/plain, Size: 259 bytes --]

Hi all,

this simple patch is to fix PR target/97727.

Okay for trunk and gcc-10?

Thanks!

  Andrea

2020-11-09  Andrea Corallo  <andrea.corallo@arm.com>

	PR target/97727
	* gcc.target/aarch64/advsimd-intrinsics/bf16_vldN_lane_2.c: Relax
	regexps.
        

[-- Attachment #2: 0001-PR-target-97727-aarch64-testcase-fix-bf16_vstN_lane_.patch --]
[-- Type: text/plain, Size: 2351 bytes --]

From 38abb583632b8b4b38304e0aabf270a42b80dcf7 Mon Sep 17 00:00:00 2001
From: Andrea Corallo <andrea.corallo@arm.com>
Date: Mon, 9 Nov 2020 16:59:14 +0100
Subject: [PATCH] PR target/97727 aarch64: [testcase] fix bf16_vstN_lane_2.c
 for big endian targets

2020-11-09  Andrea Corallo  <andrea.corallo@arm.com>

	PR target/97727
	* gcc.target/aarch64/advsimd-intrinsics/bf16_vldN_lane_2.c: Relax
	regexps.
---
 .../aarch64/advsimd-intrinsics/bf16_vstN_lane_2.c      | 10 +++-------
 1 file changed, 3 insertions(+), 7 deletions(-)

diff --git a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bf16_vstN_lane_2.c b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bf16_vstN_lane_2.c
index f70c34dbd83..822968df44f 100644
--- a/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bf16_vstN_lane_2.c
+++ b/gcc/testsuite/gcc.target/aarch64/advsimd-intrinsics/bf16_vstN_lane_2.c
@@ -11,15 +11,13 @@ test_vst2_lane_bf16 (bfloat16_t *ptr, bfloat16x4x2_t b)
   vst2_lane_bf16 (ptr, b, 2);
 }
 
-/* { dg-final { scan-assembler-times "st2\\t{v2.h - v3.h}\\\[2\\\], \\\[x0\\\]" 1 } } */
-
 void
 test_vst2q_lane_bf16 (bfloat16_t *ptr, bfloat16x8x2_t b)
 {
   vst2q_lane_bf16 (ptr, b, 2);
 }
 
-/* { dg-final { scan-assembler-times "st2\\t{v0.h - v1.h}\\\[2\\\], \\\[x0\\\]" 1 } } */
+/* { dg-final { scan-assembler-times "st2\\t{v\[0-9\]+.h - v\[0-9\]+.h}\\\[2\\\], \\\[x\[0-9\]+\\\]" 2 } } */
 
 void
 test_vst3_lane_bf16 (bfloat16_t *ptr, bfloat16x4x3_t b)
@@ -33,7 +31,7 @@ test_vst3q_lane_bf16 (bfloat16_t *ptr, bfloat16x8x3_t b)
   vst3q_lane_bf16 (ptr, b, 2);
 }
 
-/* { dg-final { scan-assembler-times "st3\\t{v4.h - v6.h}\\\[2\\\], \\\[x0\\\]" 2 } } */
+/* { dg-final { scan-assembler-times "st3\\t{v\[0-9\]+.h - v\[0-9\]+.h}\\\[2\\\], \\\[x\[0-9\]+\\\]" 2 } } */
 
 void
 test_vst4_lane_bf16 (bfloat16_t *ptr, bfloat16x4x4_t b)
@@ -41,12 +39,10 @@ test_vst4_lane_bf16 (bfloat16_t *ptr, bfloat16x4x4_t b)
   vst4_lane_bf16 (ptr, b, 2);
 }
 
-/* { dg-final { scan-assembler-times "st4\\t{v4.h - v7.h}\\\[2\\\], \\\[x0\\\]" 1 } } */
-
 void
 test_vst4q_lane_bf16 (bfloat16_t *ptr, bfloat16x8x4_t b)
 {
   vst4q_lane_bf16 (ptr, b, 2);
 }
 
-/* { dg-final { scan-assembler-times "st4\\t{v0.h - v3.h}\\\[2\\\], \\\[x0\\\]" 1 } } */
+/* { dg-final { scan-assembler-times "st4\\t{v\[0-9\]+.h - v\[0-9\]+.h}\\\[2\\\], \\\[x\[0-9\]+\\\]" 2 } } */
-- 
2.20.1

Re: [PATCH] [PR target/97727] aarch64: [testcase] fix bf16_vstN_lane_2.c for big endian targets

[Andrea Corallo]

Andrea Corallo via Gcc-patches <gcc-patches@gcc.gnu.org> writes:

> Hi all,
>
> this simple patch is to fix PR target/97727.
>
> Okay for trunk and gcc-10?
>
> Thanks!
>
>   Andrea
>
> 2020-11-09  Andrea Corallo  <andrea.corallo@arm.com>
>
> 	PR target/97727
> 	* gcc.target/aarch64/advsimd-intrinsics/bf16_vldN_lane_2.c: Relax
> 	regexps.
>         

Ping

RE: [PATCH] [PR target/97727] aarch64: [testcase] fix bf16_vstN_lane_2.c for big endian targets

[Kyrylo Tkachov]

> -----Original Message-----
> From: Andrea Corallo <Andrea.Corallo@arm.com>
> Sent: 09 November 2020 18:24
> To: gcc-patches@gcc.gnu.org
> Cc: Kyrylo Tkachov <Kyrylo.Tkachov@arm.com>; Richard Earnshaw
> <Richard.Earnshaw@arm.com>; nd <nd@arm.com>;
> christophe.lyon@linaro.org
> Subject: [PATCH] [PR target/97727] aarch64: [testcase] fix
> bf16_vstN_lane_2.c for big endian targets
> 
> Hi all,
> 
> this simple patch is to fix PR target/97727.
> 
> Okay for trunk and gcc-10?
> 

Ok.
Thanks,
Kyrill

> Thanks!
> 
>   Andrea
> 
> 2020-11-09  Andrea Corallo  <andrea.corallo@arm.com>
> 
> 	PR target/97727
> 	* gcc.target/aarch64/advsimd-intrinsics/bf16_vldN_lane_2.c: Relax
> 	regexps.
> 

Re: [PATCH] [PR target/97727] aarch64: [testcase] fix bf16_vstN_lane_2.c for big endian targets

[Andrea Corallo]

Kyrylo Tkachov <Kyrylo.Tkachov@arm.com> writes:

>> -----Original Message-----
>> From: Andrea Corallo <Andrea.Corallo@arm.com>
>> Sent: 09 November 2020 18:24
>> To: gcc-patches@gcc.gnu.org
>> Cc: Kyrylo Tkachov <Kyrylo.Tkachov@arm.com>; Richard Earnshaw
>> <Richard.Earnshaw@arm.com>; nd <nd@arm.com>;
>> christophe.lyon@linaro.org
>> Subject: [PATCH] [PR target/97727] aarch64: [testcase] fix
>> bf16_vstN_lane_2.c for big endian targets
>> 
>> Hi all,
>> 
>> this simple patch is to fix PR target/97727.
>> 
>> Okay for trunk and gcc-10?
>> 
>
> Ok.
> Thanks,
> Kyrill

Into master and gcc-10 respectivelly as f671b3d79fe and 48b21baa8c7.

Thanks!

  Andrea