public inbox for gcc@gcc.gnu.org
 help / color / mirror / Atom feed
* modulo scheduling for IA64
@ 2002-10-01  7:26 Deepak B. Nayak
  2002-10-01 12:55 ` Jim Wilson
  0 siblings, 1 reply; 11+ messages in thread
From: Deepak B. Nayak @ 2002-10-01  7:26 UTC (permalink / raw)
  To: gcc

hi
 one more question.....

 we have built data dependency graph for all the loops for modulo
scheduling..now for each edge we need to know the delay and distance..

nodes of our DDG are rtl insns

distance is no of iterations seperating the two operations involved...

how to calculate this...?

in dependence.c file there function have_dependence_p() which takes two
rtl insns and returns distance and direction vectors if there is
dependence....but these r vectors... we r not able to understand how we
get single value for distance....


regards

deepak

^ permalink raw reply	[flat|nested] 11+ messages in thread
* Re: modulo scheduling for IA64
@ 2002-09-30 13:59 Robert Dewar
  0 siblings, 0 replies; 11+ messages in thread
From: Robert Dewar @ 2002-09-30 13:59 UTC (permalink / raw)
  To: vmakarov, wilson; +Cc: deepakbn, dje, gcc

<<  Yes, Jim is right.  Register rotation is an unexplored field of RCSP.
Although I don't see why register rotation can not be implemented in
RCSP.  RCSP is also can be forced to work as modulo pipelining.  But
implementation of register rotation in RCSP is more research work than
work for an industrial compiler.
>>

To implement software pipelining without taking advantage of
register renaming on the ia64 makes little sense to me. This
is far from a research topic, it is reaslly essentially to get
decent performance for numeric loops from the chip.

^ permalink raw reply	[flat|nested] 11+ messages in thread
* modulo scheduling for IA64
@ 2002-09-30 11:00 Deepak B. Nayak
  2002-09-30 11:07 ` David Edelsohn
  2002-09-30 14:21 ` Jim Wilson
  0 siblings, 2 replies; 11+ messages in thread
From: Deepak B. Nayak @ 2002-09-30 11:00 UTC (permalink / raw)
  To: gcc

hi
 we r implementing modulo scheduling for IA64...
 still we r at the beginning stage....
we r in process of calculating initiation interval...
we need to do if-conversion....
can we use in-conv pass already there in gcc...???
also we want know if gcc does in-conv pass then does it do reverse-if conv
for processors without predicated execution...

regards

deepak


*********************************************************************************
                        Whatever you are, be a good one.
           						 -- Abraham Lincoln 
				HAVE A NICE DAY

DEEPAK.B.NAYAK
ME-CSE , 604101201
B-3 ,IISc Hostels
IISc
BANGALORE-12

Hostel Phone  - (080)3092431
Computing Lab1- (080)3092368-extn-115
Computing Lab2- (080)3092368-extn-102
Intel Lab     - (080)3092368-extn-227

*********************************************************************************

^ permalink raw reply	[flat|nested] 11+ messages in thread

end of thread, other threads:[~2002-10-01 20:01 UTC | newest]

Thread overview: 11+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2002-10-01  7:26 modulo scheduling for IA64 Deepak B. Nayak
2002-10-01 12:55 ` Jim Wilson
2002-10-01 12:56   ` Deepak B. Nayak
2002-10-01 13:43     ` Vladimir Makarov
  -- strict thread matches above, loose matches on Subject: below --
2002-09-30 13:59 Robert Dewar
2002-09-30 11:00 Deepak B. Nayak
2002-09-30 11:07 ` David Edelsohn
2002-09-30 12:40   ` Daniel Berlin
2002-09-30 13:00   ` Jim Wilson
2002-09-30 13:58     ` Vladimir Makarov
2002-09-30 14:21 ` Jim Wilson

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).