From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: by sourceware.org (Postfix, from userid 48) id 8799C384AB58; Wed, 24 Apr 2024 13:33:24 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 8799C384AB58 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1713965604; bh=hP9k+4mcrPLm2ESG7lYnqh8i//khxI/XP62ZZmZchAA=; h=From:To:Subject:Date:From; b=bDNgHoQcused2w4Z3sil8P266sIhaT/qevzQABQgI+dg78eAhkHZNVQhe3YqczjOs dQxBY8Vmq8aTHvimQ07+fljecMN4YLdeYatNd0bcqubfEseJZB7vCRecgj26xYjMyA 8elLZEHNlzWFOSOPkqz1SwMYKJ25lS/lO3vSdPQI= From: "Tadej.Pecar@elaphe-ev.com" To: gdb-prs@sourceware.org Subject: [Bug tdep/31681] New: [powerpc] presence of SPE disables VLE instruction decoding Date: Wed, 24 Apr 2024 13:33:23 +0000 X-Bugzilla-Reason: CC X-Bugzilla-Type: new X-Bugzilla-Watch-Reason: None X-Bugzilla-Product: gdb X-Bugzilla-Component: tdep X-Bugzilla-Version: HEAD X-Bugzilla-Keywords: X-Bugzilla-Severity: normal X-Bugzilla-Who: Tadej.Pecar@elaphe-ev.com X-Bugzilla-Status: UNCONFIRMED X-Bugzilla-Resolution: X-Bugzilla-Priority: P2 X-Bugzilla-Assigned-To: unassigned at sourceware dot org X-Bugzilla-Target-Milestone: --- X-Bugzilla-Flags: X-Bugzilla-Changed-Fields: bug_id short_desc product version bug_status bug_severity priority component assigned_to reporter target_milestone Message-ID: Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Bugzilla-URL: http://sourceware.org/bugzilla/ Auto-Submitted: auto-generated MIME-Version: 1.0 List-Id: https://sourceware.org/bugzilla/show_bug.cgi?id=3D31681 Bug ID: 31681 Summary: [powerpc] presence of SPE disables VLE instruction decoding Product: gdb Version: HEAD Status: UNCONFIRMED Severity: normal Priority: P2 Component: tdep Assignee: unassigned at sourceware dot org Reporter: Tadej.Pecar@elaphe-ev.com Target Milestone: --- On embedded PowerPC platforms with VLE instruction set (powerpc:vle) the presence of SPE APU extension overrides the actual architecture to powerpc:e500. The architecture is detected correctly as `powerpc:vle` in bfd from compiler provided section flags (check performed by `_bfd_elf_ppc_set_arch()` at elf32-ppc.c ) `rs6000_gdbarch_init()` at rs6000-tdep.c then manually parses the apuinfo section to determine if SPE APU is present and overrides the detected architecture. `info->abfd->archinfo` and `info->bfd_arch_info` are out of sync as a resul= t of this and may be source of additional bugs. Even after user overrides to `powerpc:vle` the `maint print arch` displays ` bfd_arch_info =3D powerpc:e500` and the disassembler doesn't properly parse= the instructions (treating them as non-VLE). The VLE + SPE combination is possible on e200z3/4/6/7 cores (MPC5777C, MPC5= 775K being the concrete examples). --=20 You are receiving this mail because: You are on the CC list for the bug.=