public inbox for
help / color / mirror / Atom feed
* [glibc] AArch64: Reset HWCAP2_AFP bits in FPCR for default fenv
@ 2022-07-05 13:02 Szabolcs Nagy
  0 siblings, 0 replies; only message in thread
From: Szabolcs Nagy @ 2022-07-05 13:02 UTC (permalink / raw)
  To: glibc-cvs;h=05844d18f7893bf96965f163c428214fd5ebe10a

commit 05844d18f7893bf96965f163c428214fd5ebe10a
Author: Tejas Belagod <>
Date:   Tue Jul 5 11:35:24 2022 +0100

    AArch64: Reset HWCAP2_AFP bits in FPCR for default fenv
    The AFP feature (Alternate floating-point behavior) was added in armv8.7 and
    introduced new FPCR bits.
    Currently, HWCAP2_AFP bits (bit 0, 1, 2) in FPCR are preserved when fenv is
    set to default environment.  This is a deviation from standard behaviour.
    Clear these bits when setting the fenv to default.
    There is no libc API to modify the new FPCR bits.  Restoring those bits matters
    if the user changed them directly.

 sysdeps/aarch64/fpu/fpu_control.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/sysdeps/aarch64/fpu/fpu_control.h b/sysdeps/aarch64/fpu/fpu_control.h
index 764ed5cdbb..429f4910e7 100644
--- a/sysdeps/aarch64/fpu/fpu_control.h
+++ b/sysdeps/aarch64/fpu/fpu_control.h
@@ -46,7 +46,7 @@
    contents. These two masks indicate which bits in each of FPCR and
    FPSR should not be changed.  */
-#define _FPU_RESERVED		0xfe0fe0ff
+#define _FPU_RESERVED		0xfe0fe0f8
 #define _FPU_FPSR_RESERVED	0x0fffffe0
 #define _FPU_DEFAULT		0x00000000

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2022-07-05 13:02 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-07-05 13:02 [glibc] AArch64: Reset HWCAP2_AFP bits in FPCR for default fenv Szabolcs Nagy

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).