From: Zong Li <zong@andestech.com>
To: <joseph@codesourcery.com>, <libc-alpha@sourceware.org>,
<palmer@dabbelt.com>, <darius@bluespec.com>, <andrew@sifive.com>,
<dj@redhat.com>
Cc: <zongbox@gmail.com>, Zong Li <zong@andestech.com>
Subject: [PATCH 2/9] RISC-V: Add dynamic loader for the 32 bit
Date: Thu, 12 Jul 2018 10:27:00 -0000 [thread overview]
Message-ID: <2b754547c46ccdc4e0426c80ec6183773be0db2e.1531384754.git.zong@andestech.com> (raw)
In-Reply-To: <cover.1531384753.git.zong@andestech.com>
Add the LD_SO_ABI definition of the 32 bit RISC-V
---
sysdeps/unix/sysv/linux/riscv/ldconfig.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/sysdeps/unix/sysv/linux/riscv/ldconfig.h b/sysdeps/unix/sysv/linux/riscv/ldconfig.h
index 0ca798a..088c201 100644
--- a/sysdeps/unix/sysv/linux/riscv/ldconfig.h
+++ b/sysdeps/unix/sysv/linux/riscv/ldconfig.h
@@ -24,7 +24,7 @@
#if __riscv_xlen == 64
# define LD_SO_ABI "riscv64-lp64"
#else
-# error "rv32i-based targets are not supported"
+# define LD_SO_ABI "riscv32-ilp32"
#endif
#define SYSDEP_KNOWN_INTERPRETER_NAMES \
--
2.7.4
next prev parent reply other threads:[~2018-07-12 10:27 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-07-12 10:27 [PATCH 0/9] RISC-V glibc port " Zong Li
2018-07-12 10:27 ` [PATCH 4/9] RISC-V: The ABI implementation for the 32-bit Zong Li
2018-07-12 10:27 ` [PATCH 1/9] Documentation for the 32 bit RISC-V port Zong Li
2018-07-12 10:27 ` [PATCH 9/9] Add 32 bit RISC-V to build-many-glibcs.py Zong Li
2018-07-12 10:27 ` [PATCH 8/9] RISC-V: Build Infastructure for the 32 bit Zong Li
2018-07-12 10:27 ` [PATCH 5/9] RISC-V: Hard float support " Zong Li
2018-07-12 10:27 ` [PATCH 3/9] RISC-V: Add path of library directories " Zong Li
2018-07-12 10:27 ` [PATCH 6/9] RISC-V: Split the soft-fp into rv32 and rv64 Zong Li
2018-07-12 17:46 ` Richard Henderson
2018-07-13 1:00 ` Zong Li
2018-07-13 10:34 ` Richard Henderson
2018-07-13 13:19 ` Zong Li
2018-07-13 13:49 ` Richard Henderson
2018-07-13 13:55 ` Zong Li
2018-07-12 10:27 ` Zong Li [this message]
2018-07-12 10:28 ` [PATCH 7/9] RISC-V: Add ABI lists Zong Li
2018-07-31 18:49 ` [PATCH 0/9] RISC-V glibc port for the 32 bit Jim Wilson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=2b754547c46ccdc4e0426c80ec6183773be0db2e.1531384754.git.zong@andestech.com \
--to=zong@andestech.com \
--cc=andrew@sifive.com \
--cc=darius@bluespec.com \
--cc=dj@redhat.com \
--cc=joseph@codesourcery.com \
--cc=libc-alpha@sourceware.org \
--cc=palmer@dabbelt.com \
--cc=zongbox@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).