From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (qmail 23697 invoked by alias); 12 Dec 2013 22:19:38 -0000 Mailing-List: contact libc-ports-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Subscribe: List-Post: List-Help: , Sender: libc-ports-owner@sourceware.org Received: (qmail 23686 invoked by uid 89); 12 Dec 2013 22:19:38 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=-1.4 required=5.0 tests=AWL,BAYES_00,FREEMAIL_FROM,RCVD_IN_DNSWL_LOW,SPF_PASS autolearn=ham version=3.3.2 X-HELO: mail-wi0-f180.google.com Received: from mail-wi0-f180.google.com (HELO mail-wi0-f180.google.com) (209.85.212.180) by sourceware.org (qpsmtpd/0.93/v0.84-503-g423c35a) with (AES128-SHA encrypted) ESMTPS; Thu, 12 Dec 2013 22:19:36 +0000 Received: by mail-wi0-f180.google.com with SMTP id hn9so266685wib.13 for ; Thu, 12 Dec 2013 14:19:33 -0800 (PST) MIME-Version: 1.0 X-Received: by 10.194.80.137 with SMTP id r9mr1308078wjx.88.1386886773065; Thu, 12 Dec 2013 14:19:33 -0800 (PST) Received: by 10.217.90.70 with HTTP; Thu, 12 Dec 2013 14:19:32 -0800 (PST) In-Reply-To: <1379698355.5770.466.camel@ubuntu-sellcey> References: <93a232b5-9d0b-4a27-bbb5-16e3ae7c4b89@BAMAIL02.ba.imgtec.org> <1378483039.5770.302.camel@ubuntu-sellcey> <1378486241.5770.327.camel@ubuntu-sellcey> <1379526035.5770.414.camel@ubuntu-sellcey> <1379698355.5770.466.camel@ubuntu-sellcey> Date: Thu, 12 Dec 2013 22:19:00 -0000 Message-ID: Subject: Re: [patch, mips] Improved memset for MIPS From: Andrew Pinski To: Steve Ellcey Cc: "Joseph S. Myers" , "Carlos O'Donell" , "libc-ports@sourceware.org" Content-Type: text/plain; charset=UTF-8 X-IsSubscribed: yes X-SW-Source: 2013-12/txt/msg00012.txt.bz2 On Fri, Sep 20, 2013 at 10:32 AM, Steve Ellcey wrote: > On Fri, 2013-09-20 at 16:43 +0000, Joseph S. Myers wrote: >> On Wed, 18 Sep 2013, Steve Ellcey wrote: >> >> > 2013-09-18 Steve Ellcey >> > >> > * sysdeps/mips/memset.S: Change prefetching and add loop unrolling. >> > * sysdeps/mips/mips64/memset.S: Remove. >> >> OK, though I believe "proAptive" in a comment should be "proAptiv". > > You are right. I fixed that and checked in the patch. I noticed this patch causes some performance regressions on Octeon due to having 128 byte cache lines. Changing PREFETCH_CHUNK/PREFETCH_FOR_STORE to assume 128 byte cache line gives us the performance back and improves over the original code at least 15%. That is: # define PREFETCH_CHUNK 128 # define PREFETCH_FOR_STORE(chunk, reg) \ pref PREFETCH_STORE_HINT, (chunk)*128(reg); Thanks, Andrew Pinski > > Steve Ellcey > sellcey@mips.com > >