public inbox for archer-commits@sourceware.org
help / color / mirror / Atom feed
* [SCM] archer-sergiodj-lazier-debuginfo-reading: Renaming command `auto-solib-add', deprecating it, renaming some variables, adding documentation.
@ 2011-07-13 16:59 sergiodj
0 siblings, 0 replies; only message in thread
From: sergiodj @ 2011-07-13 16:59 UTC (permalink / raw)
To: archer-commits
The branch, archer-sergiodj-lazier-debuginfo-reading has been updated
via f932f5dc20b98db8806486988d2b329b1ebedce5 (commit)
via 0d0d2e9d98a53c198699f57dc44d9e9c8820d389 (commit)
via 5051b741af115cf297fa03f91c9894bc3664eae3 (commit)
via aaf99e37f69b06a5964b2ed498ba31720422a932 (commit)
via fcc51a3385b147c074ff0abb0ddfcdece40d100e (commit)
via c4f0e1880e986f8a359b5f9a3d837587706cfd4a (commit)
via acfe85f56075910a3ba5e8b76189e0770079b8d1 (commit)
via 1240d00ef2092028f3d3811ae4fb9295edaa7e30 (commit)
via 5fa49ba4e80d342b0e2b7e7322947c7da45524e0 (commit)
via b3c716393afae25cecbd588547b1d8efd6289433 (commit)
via 06c711c6c945991bd95cdc8a4ce72b2c8ee80732 (commit)
via 45d948ca1be7692b6e3515b48e5d44a12ec61b9b (commit)
via d80c734110e0923e65b1d55e9d1c593e71af8a68 (commit)
via cb53181e94b0910c67910adce70e69086d5ee0a1 (commit)
via d086d10e7e4a7efe89b4f7facd9240ffb0dc1312 (commit)
via a6e18163f39e0d8432fb6407c833067498c1e16b (commit)
via 814ebff94c3ab7b6aafbbb281b13d5003bb6e253 (commit)
via 3fbb676961751f4c388a39ec57a082223a0e6cbd (commit)
via b0d69d3cfe69ee610c7a3a32fc033f54d2c8312a (commit)
via a9ebd6673b5dc9d08e7b88cfd6f81bc92a28bc68 (commit)
via 7bd518fd9738c50a5197af2b184acd97e4d4df40 (commit)
via 35a5e6fd4ebc16e8b08dcad7a93206913237f014 (commit)
via 844225ae043315e51de93011829fbc92e130c4fe (commit)
via 096bc64b0669d08947294daf79d7576288fd77db (commit)
via ba52ef129052b3036188734d0783b1a772897e8e (commit)
via 4a4c3c574db12e265dc829bb967ff14f62c095a4 (commit)
via 5761123dc0b69a89f940e8894f5f8f7bd1d9574a (commit)
via 1def77069162fe168a472733759ce94f223b75cf (commit)
via 5f3da32a5e1b2b36a1a5a352b80289f5cb0e3da4 (commit)
via bcfa5b4631463732b94e697a607d2b2b1fbef27f (commit)
via 1a22912eeec35903c13195b7ce5ad18401c19af0 (commit)
via 08369ee371ee74f55ca6fd16ccee1b88985132d8 (commit)
via 417fab5d1ae189d7d3f30515560927884057939b (commit)
via 693423e7f7958112c723289855179e05bee273bb (commit)
via d8e82ca581adc62de2d816cbe06c4ff87b1444a9 (commit)
via d38fa148621cc1679e8035b10bb3ee441ae6c3a7 (commit)
via 04d14a06af5420d3737340399de89ee9a493517d (commit)
via a950b351ac34fd4eb1e737d33239f4719efbaa84 (commit)
via 27d1cc7cca74da1ad194ffb8249b371e650f68a9 (commit)
via 4ec36e2d3a3476304d1dac50ab6a3df0955aa9a8 (commit)
via 5df3005e3951880b55ff154208b5b074a8b2220d (commit)
via bb1a59adb60fce6c90067718b4c7202abc730d7d (commit)
via 5fcef10ce98a58a5ec153f73ab5510b57c3dc29c (commit)
via f6b77f5d4cc349d800440789e9fce8f476641e9f (commit)
via 737a3f6ab3a6403013b8f4299847656d34378f90 (commit)
via 303a8782e46605fa7978f5256b3b2a8695f407e5 (commit)
via eb084f33f1d9abd777cb0d6fe6e36c866c77c1f5 (commit)
via 4580b7b5912496cf9a3ae48b8361848fde0720cf (commit)
via 3ce54eac3a187fc67983dd408776c26743b4248a (commit)
via 21d2cc94055b6a6de93f3a405c739f74fa3c4626 (commit)
via 8842cedf390f8ffbf5961ed439cc79c267d547f8 (commit)
via 95e4c95776a4a184eafe0264671d92655d68a450 (commit)
via 036b55e29af8ed5f656a7e7c81c3dba97dfcb5c7 (commit)
via 72d03548688f26d57d27f538c1a3336b88c995b9 (commit)
via 07d9f069fa53b7c4a32fea3f01a94a01694fc1b9 (commit)
via d270ca1a5607605ca91205f5e34b04aadf483f32 (commit)
via 99f9012eeb28f178edebd61e20a00a2764f44342 (commit)
via b77fa2c6be01f68cb84dfe7b2760171044dab265 (commit)
via d0710dfa423efe752c9ff6d1c9bffa88d57bc656 (commit)
via c2f94aa7de1607173153c00c9504d8d773ab771f (commit)
via cb04f1b39a1757e11b0278d3588632e8515d9b55 (commit)
via 16008aa989b0c2dbb6348a7bafe5e4cdac430bfd (commit)
via 873aeeb6ed6a9d621e25d0c957fe201cb77af50a (commit)
via 2142eb8cf1ba3c13f77f99f971f211ad9276ab28 (commit)
via 285b9b7e21109edeaac1285f59b93cd0f973af64 (commit)
via c58f05063b6d739c7990f7cedb91d939c5099ce8 (commit)
via 4e8eb6e55b09faf57f002365f5d8f5eeb3642fb8 (commit)
via 7fe3a8a73e29f43535cc957d1904ae8d36da1bc1 (commit)
via fce248b23dbf27dc62a82cf6504f0811b8b58a8c (commit)
via 3b23f09ef73e2a472215149ac5e4b71e62f3ab1a (commit)
via 5e48f104ee1ff264af86f1e29f5a6270bf611320 (commit)
via 7191cf3b58ac38bfa65a66c67b401d36a66ffaef (commit)
via 777c55b151227108d9734d73eecc13a0a88237f8 (commit)
via d0860262108031ec5f9f04be1f660faae9512bf8 (commit)
via 8da8afcbc442dac3d4b8d114b77c1c8163702ed9 (commit)
via 2d2c51a48c017bce67ccf34cfa44622c4215a483 (commit)
via 84c140ba19fd68b9f8911b104af2f975931d0b3d (commit)
via 3fb678fdec6e1ff80270b2dc5eed1cee218ebe74 (commit)
via 2029146eabc0f4f79b503f10d5b7a386ea58680d (commit)
via b696bab6b867addf75a3a93c4553bf4cabf39100 (commit)
via 1ca93ddd338028424af90d4cfee5387ada9b4666 (commit)
via 28be861bd09ba14c72a9f80b963d69ec195f8f2b (commit)
via a6276821b897bb7b1140e156c189badedd6adddc (commit)
via 106649f786e3e94b3b7bcbbf121dfcaf09d63acb (commit)
via 4414aa41e261d12221ea262a28f08d2a61bbf8d7 (commit)
via 79c785058bf69f28c01aac1223d3237a79097949 (commit)
via e50cebc2bb3ed590c8bd30083b8e511f0c94f10c (commit)
via f92f1a48454f9eb76c84d819976bcf235feec9e3 (commit)
via c0cfd78e8522c5ef61f77d5c613a0a0d7d6635fd (commit)
via 4dc5b0e7836af7594fdb47061122a5655e5d4a82 (commit)
via d71b9d2fbd7de40654c6cd0ee3f7d644c84b5063 (commit)
via cba2cb696623bcaaaf50693a7acf994fa9fb541a (commit)
via 6a68abffc2a73322da2d93edb6fa6b94041ddba7 (commit)
via 660100bd9bbb0269fb8a76f82ea4a80d72cdc844 (commit)
via c92bdb809c286916b2ee6c267dad6a58a5706a62 (commit)
via 67e102403d7a0b16395389587713e703b0267ab3 (commit)
via 2daaa790297294478cb724dbec677879580bb2cf (commit)
via ff0f68a9f81b51cdfa2110af91cdcaa27d3dc746 (commit)
via 21c4d3196c52ae3cf2c65d1eb42b9b70fc9da374 (commit)
via 9e7800188627afaf57ab34bc74615c36baaf68d2 (commit)
via 4c3fe369a33cb6fcdd9a458dfc71238e4ee7e54f (commit)
via bb1583f77567349a6465b32560a1fcde68a2aa26 (commit)
via eac7c901ccbd5205e929ecbecd54ad08d0ff360d (commit)
via 8f86b5f26562ae8fb998e3f1fb912f07f1eb19ac (commit)
via 2a1326d1b11910ceabea3ab186a262fe9a2696be (commit)
via 3c8211c0eb27b1490ebef317c8bedd2eff783c7d (commit)
via 58ce47c5da5c057e81e7d245ee27bb8f60410165 (commit)
via a3d19784df21f6ff35bb0a2f95ebbd5726f73c9d (commit)
via 1307076d2bb7313f7791c511b6ee8f781eb92870 (commit)
via 0c9ea96084d9c595cf6b5cdb51ce1bf155cf82fe (commit)
via 5ca93ecc6d937ffc123412330b3e30d7c94e8749 (commit)
via 2cf4d0554c8db2fecd52f1af1326c5d7843dfd95 (commit)
via 36c03aaf0dc3b0bb75b1e4427839a8ae588b4979 (commit)
via 2ee66ad397f986b5945c96dd3223988b3a33c58d (commit)
via f167e474f256d064ba4526177e565f9b4e80b3ce (commit)
via b1c20bf49863552caf2ecd685818ccfaa0853f49 (commit)
via 8ec8940eb27132e04feacbdaf2af254da186ac4e (commit)
via 99121957597c3a12c8d44536bc4b10c2b0b7b011 (commit)
via f0c376c93cceeffce3e7b879c20a1ab9787e102d (commit)
via d8b2f9e4483e2c680e9244a624fec610a6e837b9 (commit)
via 57ed36bdbdb7e41e0573cdb18e3aebe5c65ff96e (commit)
via b5c62dd321525c2f468e295c7b6273d113e46a7f (commit)
via e4ba93fc2acb7d7a665cf873d7ded0657f86ff68 (commit)
via f9f7ca9b1883e24ab2841192441e74c844a280e7 (commit)
via 6e04e9880dd922b518d17427aa7c4d32e7047f3e (commit)
via 5ad0da8331a0b167c952dc008ecf7c875e46d8c0 (commit)
via fb78e52cc4203ace7bf7aa188e39f23707d558e7 (commit)
via 8ee26c5bbba4da0d2530fefc81d91f193f52f723 (commit)
via 066e5186466db54b5dd315e9cf9abc5a73949b50 (commit)
via 231e9639bf07930d729ad3ed6e39760ec73d4e6a (commit)
via 45b8dae15e0f07a3a14884a9897e95e74da1c9d7 (commit)
via 9808f28cd4250a5a1736b92cee63973730c252cb (commit)
via 73d1a0e39af77d0c90a7d1a8d9072eaace308032 (commit)
via 24f95a4d21151c42c3c5e1038605752516155a38 (commit)
via 7235c7aa1b3f21bceddd18ddf401b3a29cd94555 (commit)
via 8ef43878c74382f9e97a8f019f6a36a1e38b5ac3 (commit)
via 2ed46f708495f9e836e5de844cd08bec4bc44631 (commit)
via d26921b8ab663750c6ac6ecd5b067af88f24adc1 (commit)
via 03e6b095c94ceec596c2e8838fe3d84111b3400d (commit)
via fb2f27d359791abbf8ca89dec520d5a1cbdad1d9 (commit)
via a2fc30e56d89513064cd63b2282caaf32350386c (commit)
via a9132a37b5be7481754e8e6e04c15857fe3edecd (commit)
via 685e9fd1355b9b7c125056f6e1a8b001a14801d2 (commit)
via f7956ea4e1b85fbdb003cd7746a5a7794675eeec (commit)
via 89139d7e02abd8be273c136a2771b46354d539d6 (commit)
via abd955977d29909c3ab40326920658dac3682b4f (commit)
via 005fa115aeb9b2912288bbfb903bbe0df5a8df20 (commit)
via 8ea405cb6bc9433a74db239f6c5df5ee23aa13c7 (commit)
via 8e0e6d6c674c223d9ecbc106ce946a1c59c062d2 (commit)
via 721bbfcf65dfcf013f990b453a71942e25f59ec5 (commit)
via 7a47a0aa5d6468610d7bdf3005c5e6e43578f413 (commit)
via bfca7edcfd82417ebbd41d1f81c81681546a70be (commit)
via 4438deacdeb3cc14f8faa4cb048819ed8d15bf49 (commit)
via d0d20d20a3a5b9962be0ef0384d3e0f37f88d01d (commit)
via b19e1c9388b69f31bb45404d0239a8b84983a2ed (commit)
via c73e93cbd7c6effee5bd87d622e5981986b783a5 (commit)
via e0320bfc04bdf9867e3b3668f938569ec6210d33 (commit)
via 3199894bb913f8418667e38418a5263c365058de (commit)
via 820f5582d92c8ec403a48e4cce9fef6b4df0ece9 (commit)
via 60595f5820e3987b84b49887de7ce27aa7c13430 (commit)
via f79d447e41fbeb163044c365335b08f8d363c854 (commit)
via 37ed389184eb6d472d433bb9940ab81945b014b0 (commit)
via ec55b84eeaaa0e16fb752dd7b2934c1de38ddff5 (commit)
via 225c042e8c58864a404eb3439c5d230614dc6f83 (commit)
via 0d7c9cfa15376ba281eda91e622836744c68f355 (commit)
via 54addd01b28fe28e0fb82bc6ac3388f67e153f27 (commit)
via 014cd954dbaba4ebf6a6e0444c4a57c78c32144e (commit)
via 01f4cc7ece49cbbb48f0055018a53dd82c5abaa1 (commit)
via f8d6575f11ff25eb2c7408a505425e90e7e61f82 (commit)
via 81ad1f6b3bd1b5a1fa136001bc9bf03e2622dfd0 (commit)
via b985826f359b115b16973b0e91173ba20af55394 (commit)
via 0863865ee27d036da4f5e1897bdf77925e2dc91c (commit)
via 8f80c00f723ae535ad815dfa26934f0d5fc48990 (commit)
via 363b9c078c99ce62c2221ab80da7d246a445d21c (commit)
via 67db9a8d425bfc3f8936db0e55b963b168276a73 (commit)
via c1f67a9021d2a1969271953017c6f12f3bdef143 (commit)
via cef65feedf2d0c916fc652019514ab2af6359c92 (commit)
via 8dc2a7c3a814204bb80c18384b883d51fa18db2b (commit)
via 60b24d7d94369cc4d74a721dbf7beff39c2a3cc9 (commit)
via c5c16d1eca9df2dd4b784a52a702a784009624d0 (commit)
via 9d71aff6d2aaf996a40ece05cea894f226741aec (commit)
via e1da6f94d4d23dad87bfeb2b37b513b7a74f9d08 (commit)
via d19f1403ac8eb747be618b55837630cc80e0cad7 (commit)
via e5d6c919ca5e3ac435781aa2a3d03012fbe75a27 (commit)
via 0823e0bde5e84c0a27ed0c32b00fc18d36d6cf27 (commit)
via bb3731548742ddcd7a0e97dc8204e0a5c821926f (commit)
via c205f924b3bfe0da2917be3b7efdc123afe72f09 (commit)
via 6fc569697af097174d69ceaf3b71ba9522795588 (commit)
via 5d7688ca82dde51046a57c0a4ac15ac0ff1bcbcb (commit)
via ac7eec5cfaf8a4dd364779df28b4f89cc2409a70 (commit)
via 1b5dc898b91f68fa9934451e5830c79051c1d2fa (commit)
via 806f1ca892c4cd3d1d76dd9d50bd0d148daa92bf (commit)
via b88ff45f78da19b3eb8957e2e22a12d41dab1e4e (commit)
via 06eeeadfef071235b4555fb0b68b95e0f698e2bf (commit)
via b44090489cd809ca4806e6ff995d3e81bda7b3b7 (commit)
via bc4114df6ae037169c9aff35b41cb478aef0db95 (commit)
via 4c86c7593ae509c18ae6fb77f2b70bfd1e2756f5 (commit)
via 154b8450272625dd694e94de666d65c2b10a6bdd (commit)
via 2b92fefceaa024d06481e7e744a77b6305333441 (commit)
via 050b8bdf9047cffbbdd4494fd43f61d95adcb5e9 (commit)
via da9b132c8c1a41e681dfd4fb70c94585bb2a030f (commit)
via bb1c3147ddeb61b3da5c1dc9e43b1e185b61cc37 (commit)
via 211ba43f2667ffcd3b127cd75aab6314083ec78a (commit)
via 84f6e6bccd62bcb2adff24272ab0ab3e82d75fc5 (commit)
via f8693445be5d0845ffb729a530eb5bf2b2814956 (commit)
via 6c009030ddb14d7efcab8ebd54d422e36d68a952 (commit)
via f7dd52768b254ac1d111ad3e207a4501d52f0ccf (commit)
via f319ea09e78c2ed6decf2b4102d5479d2f2311ed (commit)
via 2987ad9967e350f3c0b0ce2cfd136d65368cf039 (commit)
via 964fca32556de0df0f736944a033d94a9901ab95 (commit)
via f00027dff9f37e202f9fe9559be77bb62a131a65 (commit)
via 55066f0271b40fc765d44dfa5063c41698bee2d8 (commit)
via c962cbad8818e9ad034067160b074e97f8b367cb (commit)
via 1d239aae6458383f4e11ec0118915fc80266c542 (commit)
via d953e9c969c0aad02ee4502c162e6b6598be374c (commit)
via 970b5400c8c63d56773993ddb0238eff82182464 (commit)
via 322d59cd257179e18d268b26186654dee3a1e817 (commit)
via 7f49590066ab8a9d3de1f933f96baeb1d2bd6033 (commit)
via d25b340f2422e3bcbbfaf3ea1c9e8bcb6835ec0b (commit)
via d85391173658dc6dcbf1acc5edbe331b1296f572 (commit)
via 925f3959c10fd4098b4fd7265504a171a16d8a08 (commit)
via 4d2e8a320550e7efaec1cdb98ef9d67a7ca25fd7 (commit)
via 29d066aa6b7a2c1c305df264617ae99660e3b31e (commit)
via 783373fb16cbb88c189d3429df418d3795300fd7 (commit)
via d84ecb34a451b1c7579899d06d6787140ae506c8 (commit)
via cb27e4491e8f725d1417459e240371adb700b64a (commit)
via fecc6d21eccf8c66549bd455117fd3e2a76327b8 (commit)
via 8a3e5c1c1656a8f3231cfb527b23733a884ed16b (commit)
via e688d095dcae33edd8f7a2347e430495e2e27cb3 (commit)
via cf70314c466ee81b6699af887d1f15f36806a2e5 (commit)
via eb893a01437d292046e2658f359283d6be92eaea (commit)
via c4def346cd1811b28f236bca6146d11dd06fbcbc (commit)
via cef05d4f05fc0aa9aab09c47a824cede33063d35 (commit)
via 6c072e1d26a95fec213f1bfb7e9630d388dd4840 (commit)
via 2b2d977921d538efe9d1ee96710fb0e0bdece67c (commit)
via ac40faa305e495fcaff2e4d9420fdbe5cdd0662e (commit)
via c30bf4601d21d93ae0f9ed31e237b0b8c03822c9 (commit)
via f720bcda3e9d8725627934b8bd69245ac9dd8df6 (commit)
via 78463a8243cd3d18352d9dffee269a0a97b55c71 (commit)
via 9ac2eeaba2e238d44d8107468e3d5ed23407f768 (commit)
via 35f74e78672e7fe550d4b9a02da7790aac964d8e (commit)
via 2c17c8bf9a96cbbf87165133d4df5d10cb799e2c (commit)
via f1aae0c57eea40b177ce6b73d1183f0f3f919706 (commit)
via 23c8a64130bf784591ff5505f51e2d9d05815d9a (commit)
via 73020efaf1860119c3775d1efd3e896ef0da2753 (commit)
via a03c034dadca211c0c179497907a776a84b024f7 (commit)
via 5c9cffe047056e7934e1f40779fffb8d525576d2 (commit)
via bc9f981a27f494a0ccd1dd0e40fd21ed840c7d1f (commit)
via 0d4c071184d3ab290c3a9b86070a76550c8e63a7 (commit)
via a0069ae668a7aacbc3ffced73eb439f532d980de (commit)
via 2c9c556617a7de8657c25b512d272c26b070ae22 (commit)
via b5eb3d21f0191f13b72b880321f5f7cc2df602e2 (commit)
via 7ad4069a7135c51a3ed46efdf511ed7fa1b93a58 (commit)
via 1f3ad2ec0d023a1252460373f47a34f211bc58ea (commit)
via fe868196e2ee8e2edd770fde2f127a63734ced71 (commit)
via 68ae2479904c7fa8de17cac86931d30351b88d9d (commit)
via b7b36e4106596a7751a923ab3e55c9b5b7934aaa (commit)
via 7ae5c2898f11dbb34b29ba7e6e0ead5a02a15d2e (commit)
via 962d7febf7bb03e6919a85d15ad3bc41bd37415d (commit)
via b5e4dafb237b96fcc6ede7f6b78483b8533335fd (commit)
via 6a722b0cb51951578c795fa1bcca51378d067336 (commit)
via 5509b611232150ec506df685831b0c01c7dd14c5 (commit)
via ab6c9ef17d423b57f3041e537c2d1853d36ab4b7 (commit)
via 64d7baff107c4d76a6de924f4af83757bc6e2843 (commit)
via 596066745d02713eb0b04b0c99eaf78234e6ccc3 (commit)
via 58e3cb7a5d561b5070f99a860bfa8ad498b5bcb4 (commit)
via 35d1f5b056044c054d80327449933ac5a87695a0 (commit)
via 3a73b721676b4294f0bf3157b6b1bd9ee6f3b7c4 (commit)
via 897b48d56d0eb5baa85c6223b95b50ec5db0753a (commit)
via 73ffd889297954f134d22a4f7b8c8e103e1afc11 (commit)
via 000c84fa5b270f8a5ec854c851e87934453c263f (commit)
via fa0ad1f3fa99e7de723328c4645ff9ed60df7069 (commit)
via c7a51001163138660845eb8a4008eeaf4ea9b35b (commit)
via b0e28d368df806787829393db8277c9e8ddf934e (commit)
via d5b397191d6242fa1b0941cdb328c421bf2b09a0 (commit)
via a4258db70b2f727b2c0c06fceb162733a818834f (commit)
via 00b384a74083a65a4f5165741968981372aff978 (commit)
via bbfca40dd018d804e8816097b2fa13f2b3a50179 (commit)
via 7820ac6214ef3149b3856f4b62c6e60595de9961 (commit)
via 7c7bb3f686eb1f50e253f35bac963c1bb1dda9e4 (commit)
via 60deb1b873953e7e8bad2727eda4234a99059995 (commit)
via 320f68c107d8b3e7a184bd4dca3d5ce279c7d01b (commit)
via 578be59f12947e1ce5d8f829cca25ffd5eaa0d52 (commit)
via b304e1f3bb4fee38d829dbd85ea3c0f43399aa7c (commit)
via 17b43a9509e2609bc3029e32170038cb0fde5fda (commit)
via 8d4ef3e18bb9c253a0945f548ad2fa72100254a6 (commit)
via e141c1ecc4555121f7a1537da8328d25cacc9958 (commit)
via 3856c0e1326e8746313cf1614fc2c0fba2a9e247 (commit)
via 7b8ed6cd558ce69894df3b70fe6ac43117415ad1 (commit)
via e0b66f37b384b7353b0abf6939fe84d8f0945faa (commit)
via 7ef857ff9718956cc6096dcc40336b45724332e0 (commit)
via f5913dbcec8b826d300ce7ac0586e57081a43ac2 (commit)
via f8fc126fca752b7f19a097c25e5a54a25eaa8d86 (commit)
via 4e16eae2a7002565004ead34bd1536cc5ac31482 (commit)
via 0bce03d1c537f8553c3a0d14eabd629eb7778811 (commit)
via 7be2a6b18eff4ebf23564191237fddc21780f6c4 (commit)
via 04049c33424a7632b5547a58a57f480c73c117c9 (commit)
via ab86ea7b4eef4048c784e2f6dada4021fc67bed7 (commit)
via 983fe3dc902901f5f863361078bf23d4e506caf4 (commit)
via 6daa8f430da509ac28dae3dd9f6d6d03bfbae5f8 (commit)
via 06c6e4f457c209223f04ea395ed8ba3158c5ea70 (commit)
via 5a61a6268f973cc777edbb870d97959ab150ff01 (commit)
via d23496f7ecc5059de8ab1fdc710d4713500a2a58 (commit)
via 3c9bb5c531172f1ac9325936949ae67bd449912c (commit)
via 3109a93bee2d2591b5f24e16e37c133f87d4dd49 (commit)
via 36d4e5636b8d96610a2d004ff0f3cd7020549965 (commit)
via 43d3079a4c10cc0e24dcf1f186cb9f9afb22fc39 (commit)
via 67673d5ca72938c2354f49408b567b87a87910b0 (commit)
via 65bf935cf4d00b44569a052959823a36772e6432 (commit)
via 57c202264077cee735b755dfec16cadc6471cf7d (commit)
via be7cee3804936623fde468769216696148f266db (commit)
via 5d6fe8093b914786c3d9e6fc93dc901feb5fce6a (commit)
via 0e8cbeb71fa3de0dc6456becfe0776e1a16478c2 (commit)
via d6bcd1c0b9730519d97d559d9905818062ec56b5 (commit)
via ae92f160366617e4b7326cb2bfdbe3679dac66e6 (commit)
via 8af6418532e40bb80c8dcf065c04871e8efd5cd8 (commit)
via 2366743823756e915b0c886c0579328086f277e5 (commit)
via a4c6b4143733112295c6d359f0f2ac7489137ebc (commit)
via f8c852aa780f6b53c0576cfbcd326413a59680bc (commit)
via 90ed58afe1256fbb9d8df73e90bb84c9c913f3f3 (commit)
via 23b1ca2a70632a3300117dbc82ef73db75f150e1 (commit)
via 4d94e6000b0422ddd3a3d0ff17542e46c7e402b2 (commit)
via 566bcdbe9056e31964e0a04299dc3e8730c9f4e3 (commit)
via d2ab7481bab242fa9beb5a8272fe783278c717c0 (commit)
via e1133e8a8ffc55105d7489b507559536577c515a (commit)
via 057a947749d6e63a9e380b80274357b5923b386f (commit)
via 2ece73a482778b13e84d8d79e92f00a20ee65d34 (commit)
via 04351cba945af33368c50f54cbfd85d0da1dcce1 (commit)
via d906de3bd973c9b0b1dcfd101c2041b30efc7068 (commit)
via fd2c06813b72628b87cdf3a26c83b4a1677a5781 (commit)
via 0a988f86ebf30f057ee16b5d407f58ba38003967 (commit)
via fe83dcdb4b7ab6f897460903305dd336bde3635e (commit)
via e9d1051c8c4d7f5f1543663319ebbc9a85124db7 (commit)
via 4e27712e560a52f3c5bb617af8d0c7e22e54bd8b (commit)
via c1aa50354b133be073be1de53cc342da9a77f003 (commit)
via f02360a7c4836cb874e428cdb20c6e506b8f3f94 (commit)
via b6b2c802d9d6d67548ab24c517e5e1bc83d83ab1 (commit)
via 42080002c7e83b6e2b7d4de2fd89fc16fe4fc6b4 (commit)
via d6021a936a62b6d45c41bb23e7c7bbf031a0f7e0 (commit)
via 32f8fc382e25a0f7c4c0b81d6b92051d5e427242 (commit)
via 8bd6924d85743a64f66965aa26f372f6c538fc4e (commit)
via 880f85ce5922f221bd4bea9f5d8b18ccf0cc669d (commit)
via e7ee35bacc0e587d4dfe04820185c2f38661b856 (commit)
via e24bf762cbfd8331e9bb8b0f9ea8c6fadcd4b7b5 (commit)
via 79e212f34bcbc348aa1a8499d792164b179415d3 (commit)
via 69daa0ca6b3aef6e2f6b6cc941ce790001c8f8c2 (commit)
via 00a69a4bc9472e28ea8a13e23af8b9e59f955c43 (commit)
via a876f5f5511df1b28c75e1a951831d78bcc3170f (commit)
via f1b9695631accf56d7c4d923e814ba0a2fbc3cde (commit)
via 538ee6834ae5cad3102fc713eda4fad02aaca79d (commit)
via 4597e3e878bfc6f0c2230ed50d055808df26529b (commit)
via 276266975b07b77de4bf7ec235e50bd61d46be80 (commit)
via e19080df1d502deede4535c302971847b699da2c (commit)
via 14ffe183d5b83db89893cb9831f41e91524e19eb (commit)
via dd012f61b2b43d8200d94f067984ca368bd430e7 (commit)
via a201aa13ac05b7a2dd238ef59f49a9c64004224b (commit)
via 915afe34a3e2f04207eeb8c7d42958be83dbfdf5 (commit)
via 2bda0fe0775f5913b02526261b9a299b9932c097 (commit)
via 480b0cd2ceebddfb3b802a1159846ef61fc943a0 (commit)
via 369e11e316aebe8e3696baf6da2feeafd940e915 (commit)
via 67ea3524cb23fea4892d8d0e7cfc1efc7bb9adf6 (commit)
via 5a0b6590455eb56bdbf44618fbc25fbd8fb0efc5 (commit)
via 926e38065f8a9c87981ecb55f08080f677ab2455 (commit)
via fbd18a3e2a04a161758f771a64f49e70fbcbd6c4 (commit)
via dbed69e4016c4f107faa5e3f4ff44f5b58181d75 (commit)
via 43ff4218ca2a32bb73911cbdf3109f12eee68248 (commit)
via fcc121ab82c978a1f81a394de2573d32eedcd103 (commit)
via f0dc081132d2229a97b5864266ba18299fc8033f (commit)
via 835cf7647bf08d33e2c7286b45658cc58704b363 (commit)
via 8c89a7cf6296b10d04204981eef69181901bb9a5 (commit)
via f658463559c9f03672b0fd226e4941f159e65bc0 (commit)
via b96c1e44204ac4aacd3ab8a5e6a8ab9405ad3832 (commit)
via 25275c5a6899eea4f981e364c70f764866e722ee (commit)
via f1666ba44fb3da7711d2aa5767bad73c1de3bba0 (commit)
via 8dbc67a4ba883a79e955459e24a665b9f916abc1 (commit)
via 0280b9139093f51dba98e1cb1aee79149ef0ef34 (commit)
via 036e796cbf39139e7a28c5ba9a90ee221c3d980c (commit)
via 8497eeb3a57739e12fefd849c6875351a3ec5e0f (commit)
via 3012e19fba0bb953f43960628c9b783bb71d80ae (commit)
via 58524558dd13ec7f109c027c99aecbd6b68921c6 (commit)
via f7f78b5195ad1dbf855f392c099cab7fbc54d5bf (commit)
via a1095d0965336399dbf31f3588ce8eaa67655de9 (commit)
via 9d5f08d6f93ad091e5b0733c299f7eb1c7a94abd (commit)
via 91418c4d96655bf2d620040bab9d4b04eca31683 (commit)
via 08af17fe8d80b3cffdc819f3cf122c4a5a56e9bc (commit)
via 6da81da76a02b50b635495a6b5e63bc0a4bcb35a (commit)
via f58d672f00e79435cb9e94ce3f03797bf3c7d467 (commit)
via 69484510991736a43cd2dd3639993f3a8fb7fa23 (commit)
via b042ae7feda15f893fb5739acf31ca25bf2dd946 (commit)
via 56dc5ceb8c846ea50a83cc51de8687c5603e3846 (commit)
via 7762f465cebf91dc11b253953c84f606ae1af3b1 (commit)
via f5196d076011d4c432d1a12b09f04f1fdbbfefb4 (commit)
via 4336c7a2c44d34e114d2b2ca15bb608a05c23efa (commit)
via 1c463e3cebc2d04ff0e77b0ec04ae7906ef254f2 (commit)
via 2825bb9e506bf3cd5bc3e01bb414c8afd0f86ea6 (commit)
via 811ca069a7ef381ce2f59756f48bcc7dcdcaa258 (commit)
via 578efa3a315d4844ad34833fd72c5a42b3203643 (commit)
via 159c2cd07096bdc779ebf3ad8286a74054c49f35 (commit)
via ddb8e278df4280325c3670159d81379313d675a2 (commit)
via 9025df5be4c8ae06fbc040d4123375049f3012d8 (commit)
via dd76f0447f9920cd958bc504b364dac2c9abd454 (commit)
via ed7cc0ae2782f8cf2a237d2a6b63419a1becef8c (commit)
via a939fbd5770b32e615f32908aeb7dd1b691745ba (commit)
via bffd2056646e0abbb1611f8eea48d26fc973a948 (commit)
via 3b12013585b91f8450012e5ee719caab07aeb49b (commit)
via 7cb8edf238a1c57556d986ef0ece3aa8d03b5fff (commit)
via 24c0ac3a5da34fbcb31b5dd5d55723de7ffe57a8 (commit)
via b25d1792d6f246dd4675e64c2d5c051c0ed03811 (commit)
via 44b67f6b464ec456793182183b3b47175d7d602e (commit)
via d28e5067bf1fde683dfe7b3d5c3e97d24bd426f3 (commit)
via 247246ce3b32a94f60d842250a4773f867727d82 (commit)
via 3a14bd1a68ad05c598d0cb126495b3c0a6e244a4 (commit)
via ae14b143a9445ee7a9c86b4d4bd55fd7bdfcd8f5 (commit)
via 47cd6407eed65f9fae56739b3062910734374705 (commit)
via a5cb3b798438675cebbad414450347db27d853d4 (commit)
via 34f725e1cdaaded7adcf4ca712293b24701b71e2 (commit)
via c872f0f77d3f539c95695dba6dc62c2cdb7c5c6c (commit)
via dbddfab4ceeb9e94d131a888c17428695358c715 (commit)
via 098c44473f30da40083d59dd4f7416aa03f9b051 (commit)
via 2e3761e8b39216a94d587c2a313d7902819b8892 (commit)
via 067f4f701e8a5108c063fc850fb879cb10efcbe2 (commit)
via 188088d94e6dd3117ef7dd952b67eae5402f1b94 (commit)
via 9c4ae22bbc77405f288ed02eef49d72870de2bc9 (commit)
via e3d9b37bfa3d5ea64b71e17b54d798364b8a026c (commit)
via abc6ef52b2dcc19aaea9d24245680847d46aa63a (commit)
via 4a56deb7d50ffd520232bc93818aab720cfd9757 (commit)
via 42403ab87a77544ec6556790d7e13cfaa983992f (commit)
via 4bd68ff6be813cbf1ea0b150425f05c81072502a (commit)
via 462efd2d3410feaa2bc93f89a994a18aec80bce0 (commit)
via a72aaecd5ef596f831e322f6144a15de8f7ed504 (commit)
via 016dae156e3036762c13e6efd4a317cabec0f014 (commit)
via 0eb54b2d562590d335c6ae1ac1e5189d9ba96626 (commit)
via 2bdc820adfead6aa7fdb16242280473af1040d4e (commit)
via e22f2451533d6f187dadb172110c913aad5f3e38 (commit)
via b73981bff96033c991de0683074cc89d93e3b562 (commit)
via 2da93de625b3101f2b86cbb5064d67b314a7a058 (commit)
via f19897f5904be38a25f0c6ae27f24c835eeaf986 (commit)
via 0ddc05e6d067978556ae2fc241293648c4bf2ffa (commit)
via ed46a3cf6d6c9489594afc0e68b8c3a5bddab25e (commit)
via 5a265baae2cca80d6234c3c8166e7fa48eddc1d6 (commit)
via d55b1ed48098d6e48b569b5e123f2c7a8e2ea3f8 (commit)
via b6e89fa214cb5b603e8a114f040a92e005acd9cc (commit)
via b7e3581ba9ccf585f514a1e07567548babef119c (commit)
via 39f87a2be96319f5a1a776b1c6ae859cbaa3a145 (commit)
via 512d8d2befb918820f5373a62389ea650930b70f (commit)
via ea68870f398e0fa9a88e939956d59cf1ee870d03 (commit)
via 9f1cd1a2da4e10653cf8f6844d9b2e59a3b5226f (commit)
via 02f12d53de1ccf56c8129c63e1f1c7610c1ede2d (commit)
via 1fb08aec00e063c15a73a9a150e5bf78b41665ad (commit)
via 67c8fd78188c91edabfa0edf99d1e283d4316656 (commit)
via fcde33c235fa5ba9e6cb35933f1cb1733c8a7276 (commit)
from c4a724253a9681bc5bdd821448f72ab2dc1b94c3 (commit)
Those revisions listed above that are new to this repository have
not appeared on any other notification email.
- Log -----------------------------------------------------------------
commit f932f5dc20b98db8806486988d2b329b1ebedce5
Author: Sergio Durigan Junior <sergiodj@redhat.com>
Date: Wed Jul 13 13:58:42 2011 -0300
Renaming command `auto-solib-add', deprecating it, renaming some
variables, adding documentation.
commit 0d0d2e9d98a53c198699f57dc44d9e9c8820d389
Merge: 45d948c 5051b74
Author: Sergio Durigan Junior <sergiodj@redhat.com>
Date: Wed Jul 13 13:58:21 2011 -0300
Merge remote-tracking branch 'origin/master' into gdb-sergio-improve-debuginfo-reading
commit 5051b741af115cf297fa03f91c9894bc3664eae3
Author: Jan Kratochvil <jan.kratochvil@redhat.com>
Date: Wed Jul 13 15:18:12 2011 +0000
gdb/testsuite/
* gdb.dwarf2/dw2-op-call.S (array1): Use the real label; do not
reference undefined label.
commit aaf99e37f69b06a5964b2ed498ba31720422a932
Author: Jan Kratochvil <jan.kratochvil@redhat.com>
Date: Wed Jul 13 15:15:36 2011 +0000
gdb/
Code cleanup.
* dwarf2loc.c (dwarf_expr_frame_base_1, dwarf2_evaluate_loc_desc_full):
Indent prototypes so they do not get into tags.
commit fcc51a3385b147c074ff0abb0ddfcdece40d100e
Author: gdbadmin <gdbadmin@sourceware.org>
Date: Wed Jul 13 00:00:33 2011 +0000
*** empty log message ***
commit c4f0e1880e986f8a359b5f9a3d837587706cfd4a
Author: Alan Modra <amodra@bigpond.net.au>
Date: Wed Jul 13 00:00:08 2011 +0000
daily update
commit 45d948ca1be7692b6e3515b48e5d44a12ec61b9b
Merge: c4a7242 d80c734
Author: Sergio Durigan Junior <sergiodj@redhat.com>
Date: Tue Jul 12 16:18:00 2011 -0300
Merge remote-tracking branch 'origin/master' into gdb-sergio-improve-debuginfo-reading
-----------------------------------------------------------------------
Summary of changes:
ChangeLog | 17 +
bfd/ChangeLog | 756 +
bfd/Makefile.am | 22 +-
bfd/Makefile.in | 29 +-
bfd/aix386-core.c | 3 +-
bfd/aout-adobe.c | 4 +-
bfd/aout-arm.c | 8 +-
bfd/aout-target.h | 6 +-
bfd/aout-tic30.c | 6 +-
bfd/aoutx.h | 23 +-
bfd/archive.c | 98 +-
bfd/archures.c | 45 +-
bfd/bfd-in2.h | 212 +-
bfd/bfd.c | 6 +-
bfd/bfdio.c | 25 +-
bfd/binary.c | 4 +-
bfd/bout.c | 6 +-
bfd/cache.c | 31 +-
bfd/cisco-core.c | 11 +-
bfd/coff-alpha.c | 6 +-
bfd/coff-i386.c | 3 +-
bfd/coff-i860.c | 1 +
bfd/coff-i960.c | 4 +-
bfd/coff-ia64.c | 3 +-
bfd/coff-mcore.c | 4 +-
bfd/coff-mips.c | 8 +-
bfd/coff-or32.c | 3 +-
bfd/coff-ppc.c | 5 +-
bfd/coff-rs6000.c | 6 +-
bfd/coff-sh.c | 2 +
bfd/coff-stgo32.c | 8 +-
bfd/coff-tic30.c | 3 +-
bfd/coff-tic54x.c | 8 +-
bfd/coff-x86_64.c | 4 +-
bfd/coff64-rs6000.c | 6 +-
bfd/coffcode.h | 9 +-
bfd/cofflink.c | 18 +-
bfd/config.bfd | 15 +-
bfd/configure | 18 +-
bfd/configure.in | 18 +-
bfd/cpu-tilegx.c | 39 +
bfd/cpu-tilepro.c | 39 +
bfd/ecoff.c | 19 +-
bfd/elf-bfd.h | 23 +-
bfd/elf-eh-frame.c | 64 +-
bfd/elf-m10300.c | 21 +-
bfd/elf.c | 72 +-
bfd/elf32-arm.c | 86 +-
bfd/elf32-avr.c | 51 +-
bfd/elf32-bfin.c | 3 -
bfd/elf32-cris.c | 11 +-
bfd/elf32-hppa.c | 39 +-
bfd/elf32-i370.c | 7 +-
bfd/elf32-i386.c | 108 +-
bfd/elf32-lm32.c | 11 +-
bfd/elf32-m32c.c | 8 +-
bfd/elf32-m32r.c | 11 +-
bfd/elf32-m68hc1x.c | 4 +-
bfd/elf32-m68k.c | 6 +-
bfd/elf32-mcore.c | 4 +-
bfd/elf32-mep.c | 2 +-
bfd/elf32-microblaze.c | 6 -
bfd/elf32-mt.c | 4 +-
bfd/elf32-ppc.c | 53 +-
bfd/elf32-rx.c | 80 +
bfd/elf32-s390.c | 13 +-
bfd/elf32-score.c | 6 +-
bfd/elf32-score7.c | 5 +-
bfd/elf32-sh.c | 15 +-
bfd/elf32-tic6x.c | 13 +-
bfd/elf32-tilegx.c | 132 +
bfd/elf32-tilegx.h | 38 +
bfd/elf32-tilepro.c | 3604 ++
bfd/elf32-tilepro.h | 38 +
bfd/elf32-vax.c | 6 +-
bfd/elf32-xstormy16.c | 8 +-
bfd/elf32-xtensa.c | 7 +-
bfd/elf64-alpha.c | 94 +-
bfd/elf64-hppa.c | 35 +-
bfd/elf64-ppc.c | 104 +-
bfd/elf64-s390.c | 11 +-
bfd/elf64-sh64.c | 5 +-
bfd/elf64-tilegx.c | 132 +
bfd/elf64-tilegx.h | 38 +
bfd/elf64-x86-64.c | 242 +-
bfd/elfcode.h | 72 +-
bfd/elflink.c | 585 +-
bfd/elfnn-ia64.c | 5457 ++++
bfd/elfxx-ia64.c | 5844 +----
bfd/elfxx-ia64.h | 34 +
bfd/elfxx-mips.c | 26 +-
bfd/elfxx-sparc.c | 12 +-
bfd/elfxx-target.h | 22 +-
bfd/elfxx-tilegx.c | 3957 +++
bfd/elfxx-tilegx.h | 97 +
bfd/format.c | 40 +-
bfd/hash.c | 53 +-
bfd/hosts/x86-64linux.h | 110 +-
bfd/hpux-core.c | 9 +-
bfd/i386linux.c | 5 +-
bfd/i386msdos.c | 4 +-
bfd/i386os9k.c | 4 +-
bfd/ieee.c | 4 +-
bfd/ihex.c | 4 +-
bfd/irix-core.c | 5 +-
bfd/libbfd-in.h | 22 +-
bfd/libbfd.h | 203 +-
bfd/libcoff-in.h | 4 +-
bfd/libcoff.h | 4 +-
bfd/linker.c | 164 +-
bfd/m68klinux.c | 6 +-
bfd/mach-o-target.c | 4 +-
bfd/mach-o.c | 1 +
bfd/mach-o.h | 305 +-
bfd/makefile.vms | 7 +-
bfd/mipsbsd.c | 4 +-
bfd/mmo.c | 4 +-
bfd/netbsd.h | 6 +-
bfd/nlm-target.h | 5 +-
bfd/nlmcode.h | 4 +-
bfd/oasys.c | 4 +-
bfd/opncls.c | 4 +-
bfd/osf-core.c | 9 +-
bfd/pdp11.c | 20 +-
bfd/pe-mips.c | 3 +-
bfd/pef.c | 3 +
bfd/plugin.c | 4 +-
bfd/po/SRC-POTFILES.in | 9 +-
bfd/po/bfd.pot | 2116 +-
bfd/ppcboot.c | 4 +-
bfd/reloc.c | 366 +
bfd/sco5-core.c | 10 +-
bfd/section.c | 6 +
bfd/som.c | 2 +
bfd/sparclinux.c | 6 +-
bfd/srec.c | 5 +-
bfd/sunos.c | 5 +-
bfd/targets.c | 25 +-
bfd/tekhex.c | 4 +-
bfd/trad-core.c | 9 +-
bfd/verilog.c | 3 +-
bfd/versados.c | 4 +-
bfd/version.h | 2 +-
bfd/vms-alpha.c | 56 +-
bfd/vms-lib.c | 15 +-
bfd/vms-misc.c | 16 +-
bfd/xcofflink.c | 10 +-
bfd/xsym.c | 4 +-
config.guess | 12 +-
config.sub | 16 +-
configure | 5 +-
configure.ac | 5 +-
gdb/ChangeLog | 1422 +
gdb/ChangeLog-2003 | 2 +-
gdb/MAINTAINERS | 22 +-
gdb/Makefile.in | 18 +-
gdb/NEWS | 5 +
gdb/ada-exp.y | 6 +-
gdb/ada-lang.c | 677 +-
gdb/ada-lang.h | 13 -
gdb/ada-tasks.c | 253 +-
gdb/ada-typeprint.c | 105 +-
gdb/ada-valprint.c | 5 +-
gdb/alpha-nat.c | 9 +
gdb/alpha-tdep.c | 9 +-
gdb/amd64-tdep.c | 7 +-
gdb/arm-linux-nat.c | 20 -
gdb/arm-linux-tdep.c | 101 +
gdb/arm-linux-tdep.h | 9 +
gdb/arm-tdep.c | 11 +-
gdb/arm-tdep.h | 9 +-
gdb/ax-gdb.c | 15 +-
gdb/breakpoint.c | 796 +-
gdb/breakpoint.h | 129 +-
gdb/c-lang.c | 460 +-
gdb/cc-with-index.sh | 7 +-
gdb/cli/cli-cmds.c | 5 +-
gdb/cli/cli-decode.c | 2 +-
gdb/cli/cli-dump.c | 12 +-
gdb/cli/cli-script.c | 4 +-
gdb/cli/cli-setshow.c | 21 +-
gdb/coffread.c | 18 +-
gdb/common/gdb_thread_db.h | 456 +
gdb/continuations.c | 328 +
gdb/continuations.h | 75 +
gdb/cp-namespace.c | 81 +-
gdb/cp-support.h | 37 +
gdb/darwin-nat.c | 23 +-
gdb/dbxread.c | 41 +-
gdb/defs.h | 41 +-
gdb/doc/ChangeLog | 31 +
gdb/doc/gdb.texinfo | 53 +-
gdb/dwarf2-frame.c | 75 +-
gdb/dwarf2expr.c | 62 +-
gdb/dwarf2loc.c | 147 +-
gdb/dwarf2read.c | 399 +-
gdb/elfread.c | 4 +-
gdb/eval.c | 6 +-
gdb/event-loop.c | 16 +-
gdb/event-top.c | 18 +-
gdb/expprint.c | 13 +-
gdb/f-lang.c | 151 +-
gdb/f-typeprint.c | 4 -
gdb/f-valprint.c | 24 +-
gdb/findcmd.c | 3 +-
gdb/findvar.c | 5 +-
gdb/frame.c | 2 +-
gdb/gdb_thread_db.h | 466 -
gdb/gdbarch.c | 2 +-
gdb/gdbarch.sh | 2 +-
gdb/gdbserver/ChangeLog | 12 +
gdb/gdbserver/Makefile.in | 5 +-
gdb/gdbserver/linux-x86-low.c | 2 +-
gdb/gdbserver/thread-db.c | 2 +-
gdb/gdbserver/win32-i386-low.c | 2 +-
gdb/gdbtypes.c | 17 +-
gdb/gdbtypes.h | 6 +-
gdb/gnu-v3-abi.c | 4 +
gdb/i386-tdep.c | 63 +-
gdb/i387-tdep.c | 2 +-
gdb/inf-loop.c | 43 +-
gdb/inf-loop.h | 1 -
gdb/infcall.c | 29 +-
gdb/infcmd.c | 159 +-
gdb/inferior.c | 4 +
gdb/inferior.h | 17 +-
gdb/infrun.c | 155 +-
gdb/inline-frame.c | 2 +-
gdb/interps.c | 2 +-
gdb/jit.c | 7 +
gdb/jv-lang.c | 175 +-
gdb/linespec.c | 362 +-
gdb/linux-nat.c | 155 +-
gdb/machoread.c | 139 +-
gdb/main.c | 4 +-
gdb/mdebugread.c | 67 +-
gdb/mi/mi-cmd-var.c | 2 +-
gdb/mi/mi-interp.c | 10 +-
gdb/mi/mi-main.c | 6 +-
gdb/minsyms.c | 2 +-
gdb/monitor.c | 4 +-
gdb/monitor.h | 2 +-
gdb/objc-exp.y | 4 +-
gdb/objc-lang.c | 4 +-
gdb/objfiles.c | 1 -
gdb/objfiles.h | 19 +-
gdb/observer.sh | 1 +
gdb/osabi.c | 14 +-
gdb/p-exp.y | 4 +-
gdb/parse.c | 1 -
gdb/prologue-value.c | 2 +-
gdb/psymtab.c | 8 +-
gdb/psymtab.h | 6 +-
gdb/python/lib/gdb/printing.py | 1 +
gdb/python/py-breakpoint.c | 20 +-
gdb/python/py-cmd.c | 9 +-
gdb/python/py-event.h | 2 +-
gdb/python/py-events.h | 2 +-
gdb/python/py-evtregistry.c | 2 +
gdb/python/py-exitedevent.c | 13 +-
gdb/python/py-function.c | 3 +-
gdb/python/py-inferior.c | 74 +-
gdb/python/py-infthread.c | 1 -
gdb/python/py-param.c | 14 +-
gdb/python/py-prettyprint.c | 2 +-
gdb/python/py-type.c | 4 +-
gdb/python/py-value.c | 12 +-
gdb/python/python-internal.h | 4 +
gdb/python/python.c | 103 +-
gdb/ravenscar-thread.c | 5 +-
gdb/record.c | 167 +-
gdb/regcache.c | 2 +-
gdb/remote-sim.c | 4 +
gdb/remote.c | 54 +-
gdb/reverse.c | 5 +-
gdb/rs6000-nat.c | 4 +-
gdb/s390-tdep.c | 2 +-
gdb/solib-ia64-hpux.c | 4 +-
gdb/solib-irix.c | 2 +-
gdb/solib-osf.c | 2 +-
gdb/solib-sunos.c | 2 +-
gdb/solib-svr4.c | 36 +-
gdb/solib.c | 70 +-
gdb/sparc-sol2-tdep.c | 3 +-
gdb/sparc-tdep.c | 239 +-
gdb/sparc-tdep.h | 13 +
gdb/sparc64-sol2-tdep.c | 3 +-
gdb/sparc64-tdep.c | 17 +-
gdb/sparc64nbsd-tdep.c | 2 +-
gdb/sparc64obsd-tdep.c | 2 +-
gdb/sparcnbsd-tdep.c | 2 +-
gdb/sparcobsd-tdep.c | 2 +-
gdb/stack.c | 7 +-
gdb/std-operator.def | 5 -
gdb/symfile-mem.c | 4 +-
gdb/symfile.c | 19 +-
gdb/symfile.h | 74 +-
gdb/symtab.c | 56 +-
gdb/symtab.h | 19 +-
gdb/target.c | 19 +-
gdb/target.h | 28 +-
gdb/testsuite/ChangeLog | 438 +-
gdb/testsuite/config/bfin.exp | 1 +
gdb/testsuite/config/monitor.exp | 16 +-
gdb/testsuite/gdb.ada/arrayptr.exp | 2 +
gdb/testsuite/gdb.ada/catch_ex.exp | 30 +
gdb/testsuite/gdb.ada/char_enum.exp | 35 +
gdb/testsuite/gdb.ada/char_enum/foo.adb | 23 +
gdb/testsuite/gdb.ada/char_enum/pck.adb | 22 +
gdb/testsuite/gdb.ada/char_enum/pck.ads | 21 +
gdb/testsuite/gdb.ada/packed_array.exp | 2 +-
gdb/testsuite/gdb.ada/ptr_typedef.exp | 35 +
gdb/testsuite/gdb.ada/ptr_typedef/foo.adb | 30 +
gdb/testsuite/gdb.ada/ptr_typedef/pck.adb | 21 +
gdb/testsuite/gdb.ada/ptr_typedef/pck.ads | 19 +
gdb/testsuite/gdb.ada/same_enum.exp | 37 +
gdb/testsuite/gdb.ada/same_enum/a.adb | 24 +
gdb/testsuite/gdb.ada/same_enum/pck.adb | 22 +
gdb/testsuite/gdb.ada/same_enum/pck.ads | 24 +
gdb/testsuite/gdb.arch/i386-bp_permanent.exp | 6 +-
gdb/testsuite/gdb.arch/i386-dr3-watch.c | 43 +
gdb/testsuite/gdb.arch/i386-dr3-watch.exp | 49 +
gdb/testsuite/gdb.arch/i386-gnu-cfi.exp | 6 +-
gdb/testsuite/gdb.arch/i386-permbkpt.exp | 8 +-
gdb/testsuite/gdb.arch/i386-prologue.exp | 6 +-
gdb/testsuite/gdb.arch/i386-size-overlap.exp | 6 +-
gdb/testsuite/gdb.arch/i386-size.exp | 6 +-
gdb/testsuite/gdb.arch/i386-unwind.exp | 6 +-
gdb/testsuite/gdb.asm/asm-source.exp | 3 +
gdb/testsuite/gdb.asm/bfin.inc | 45 +
gdb/testsuite/gdb.base/async-shell.c | 22 +
gdb/testsuite/gdb.base/async-shell.exp | 42 +
gdb/testsuite/gdb.base/break-interp.exp | 6 +-
gdb/testsuite/gdb.base/call-sc.c | 2 +-
gdb/testsuite/gdb.base/callfuncs.c | 147 +-
gdb/testsuite/gdb.base/callfuncs.exp | 133 +-
gdb/testsuite/gdb.base/charset.c | 5 +
gdb/testsuite/gdb.base/charset.exp | 9 +
gdb/testsuite/gdb.base/commands.exp | 18 +-
gdb/testsuite/gdb.base/dump.exp | 217 +-
gdb/testsuite/gdb.base/ending-run.exp | 4 +
gdb/testsuite/gdb.base/funcargs.c | 134 +
gdb/testsuite/gdb.base/funcargs.exp | 94 +-
gdb/testsuite/gdb.base/help.exp | 18 +-
gdb/testsuite/gdb.base/ifelse.exp | 2 +-
gdb/testsuite/gdb.base/jit-dlmain.c | 20 +
gdb/testsuite/gdb.base/jit-main.c | 6 +-
gdb/testsuite/gdb.base/jit-so.exp | 121 +
gdb/testsuite/gdb.base/moribund-step.exp | 6 +
gdb/testsuite/gdb.base/psymtab.exp | 2 +-
gdb/testsuite/gdb.base/structs.c | 2 +-
gdb/testsuite/gdb.base/varargs.c | 80 +
gdb/testsuite/gdb.base/varargs.exp | 26 +
gdb/testsuite/gdb.cp/anon-ns.cc | 92 +
gdb/testsuite/gdb.cp/anon-ns.exp | 70 +
gdb/testsuite/gdb.cp/cmpd-minsyms.cc | 6 +
gdb/testsuite/gdb.cp/cmpd-minsyms.exp | 15 +-
gdb/testsuite/gdb.cp/cplusfuncs.exp | 2 +-
gdb/testsuite/gdb.cp/exception.cc | 13 +-
gdb/testsuite/gdb.cp/exception.exp | 12 +-
gdb/testsuite/gdb.cp/m-static.exp | 11 +
gdb/testsuite/gdb.cp/mb-inline.exp | 14 +-
gdb/testsuite/gdb.cp/minsym-fallback-main.cc | 27 +
gdb/testsuite/gdb.cp/minsym-fallback.cc | 28 +
gdb/testsuite/gdb.cp/minsym-fallback.exp | 40 +
gdb/testsuite/gdb.cp/minsym-fallback.h | 23 +
gdb/testsuite/gdb.cp/no-dmgl-verbose.cc | 23 +
gdb/testsuite/gdb.cp/no-dmgl-verbose.exp | 38 +
gdb/testsuite/gdb.cp/paren-type.cc | 33 +
gdb/testsuite/gdb.cp/paren-type.exp | 26 +
gdb/testsuite/gdb.cp/pr9167.exp | 7 +
gdb/testsuite/gdb.cp/psymtab-parameter.cc | 11 +-
gdb/testsuite/gdb.cp/psymtab-parameter.exp | 5 +-
gdb/testsuite/gdb.cp/static-method.cc | 46 +
gdb/testsuite/gdb.cp/static-method.exp | 82 +
gdb/testsuite/gdb.cp/temargs.cc | 30 +
gdb/testsuite/gdb.cp/temargs.exp | 73 +-
gdb/testsuite/gdb.dwarf2/dw2-const.S | 53 +-
gdb/testsuite/gdb.dwarf2/dw2-const.exp | 1 +
gdb/testsuite/gdb.dwarf2/dw2-filename.exp | 3 +
.../gdb.dwarf2/dw2-linkage-name-trust-main.cc | 41 +
gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust.S | 134 +
.../gdb.dwarf2/dw2-linkage-name-trust.exp | 55 +
gdb/testsuite/gdb.dwarf2/dw2-op-call.S | 2 +-
gdb/testsuite/gdb.fortran/array-element.exp | 2 +-
gdb/testsuite/gdb.fortran/charset.exp | 45 +
gdb/testsuite/gdb.fortran/charset.f90 | 10 +
gdb/testsuite/gdb.fortran/complex.exp | 2 +-
gdb/testsuite/gdb.fortran/derived-type.exp | 2 +-
gdb/testsuite/gdb.fortran/library-module.exp | 4 +-
gdb/testsuite/gdb.fortran/logical.exp | 4 +-
gdb/testsuite/gdb.fortran/module.exp | 5 +-
gdb/testsuite/gdb.fortran/module.f90 | 7 +
gdb/testsuite/gdb.fortran/multi-dim.exp | 2 +-
gdb/testsuite/gdb.fortran/subarray.exp | 2 +-
gdb/testsuite/gdb.java/jmisc.exp | 4 +
gdb/testsuite/gdb.java/jprint.exp | 11 +
gdb/testsuite/gdb.java/jprint.java | 3 +-
gdb/testsuite/gdb.mi/mi-nonstop-exit.exp | 11 -
gdb/testsuite/gdb.mi/mi-nonstop.exp | 26 +-
gdb/testsuite/gdb.mi/mi-ns-stale-regcache.exp | 11 -
gdb/testsuite/gdb.mi/mi-nsintrall.exp | 31 +-
gdb/testsuite/gdb.mi/mi-nsmoribund.exp | 22 +-
gdb/testsuite/gdb.mi/mi-nsthrexec.exp | 11 -
gdb/testsuite/gdb.mi/mi-return.exp | 6 +-
gdb/testsuite/gdb.mi/mi-var-display.exp | 8 +-
gdb/testsuite/gdb.mi/mi2-basics.exp | 53 +-
gdb/testsuite/gdb.mi/mi2-console.exp | 7 +-
gdb/testsuite/gdb.mi/mi2-return.exp | 6 +-
gdb/testsuite/gdb.mi/mi2-var-display.exp | 8 +-
gdb/testsuite/gdb.python/py-evthreads.exp | 2 +-
gdb/testsuite/gdb.python/py-function.exp | 1 +
gdb/testsuite/gdb.python/py-inferior.c | 6 +-
gdb/testsuite/gdb.python/py-inferior.exp | 2 +-
gdb/testsuite/gdb.python/py-prettyprint.exp | 1 +
gdb/testsuite/gdb.python/py-symtab.exp | 4 +-
gdb/testsuite/gdb.python/py-template.exp | 2 +
gdb/testsuite/gdb.python/python.exp | 21 +-
gdb/testsuite/gdb.reverse/finish-reverse-bkpt.exp | 57 +
gdb/testsuite/gdb.reverse/i386-precsave.exp | 6 +-
gdb/testsuite/gdb.reverse/i386-reverse.exp | 6 +-
gdb/testsuite/gdb.reverse/i386-sse-reverse.exp | 6 +-
gdb/testsuite/gdb.reverse/i387-env-reverse.exp | 6 +-
gdb/testsuite/gdb.reverse/i387-stack-reverse.exp | 6 +-
.../gdb.reverse/next-reverse-bkpt-over-sr.exp | 58 +
gdb/testsuite/gdb.threads/execl.exp | 3 +
gdb/testsuite/gdb.threads/ia64-sigill.exp | 1 -
gdb/testsuite/gdb.threads/leader-exit.c | 49 +
gdb/testsuite/gdb.threads/leader-exit.exp | 38 +
gdb/testsuite/gdb.threads/pending-step.exp | 2 +-
gdb/testsuite/gdb.trace/tfile.exp | 5 +
gdb/testsuite/lib/ada.exp | 390 -
gdb/testsuite/lib/future.exp | 437 +
gdb/testsuite/lib/gdb.exp | 106 +
gdb/thread.c | 19 +-
gdb/top.c | 35 +-
gdb/top.h | 7 +-
gdb/ui-out.c | 9 +-
gdb/ui-out.h | 4 +-
gdb/utils.c | 262 -
gdb/valops.c | 51 +-
gdb/valprint.c | 447 +
gdb/valprint.h | 9 +
gdb/value.c | 12 +
gdb/value.h | 7 +-
gdb/varobj.c | 3 +-
gdb/version.in | 2 +-
gdb/windows-nat.c | 2 +-
gdb/xcoffread.c | 29 +
gdb/xcoffsolib.c | 14 +-
include/ChangeLog | 51 +-
include/bfdlink.h | 27 +
include/coff/ChangeLog | 4 +
include/coff/i860.h | 4 +-
include/demangle.h | 8 +-
include/dis-asm.h | 6 +-
include/dwarf2.h | 2 +
include/elf/ChangeLog | 36 +
include/elf/arm.h | 3 +-
include/elf/common.h | 9 +-
include/elf/ia64.h | 12 +
include/elf/ppc.h | 4 +
include/elf/reloc-macros.h | 6 +-
include/elf/tilegx.h | 162 +
include/elf/tilepro.h | 128 +
include/filenames.h | 8 +
include/mach-o/ChangeLog | 4 +
include/mach-o/loader.h | 329 +
include/opcode/ChangeLog | 40 +
include/opcode/arm.h | 2 +
include/opcode/avr.h | 3 +-
include/opcode/bfin.h | 10 +-
include/opcode/s390.h | 3 +
include/opcode/tilegx.h | 1302 +
include/opcode/tilepro.h | 1636 +
libiberty/ChangeLog | 52 +-
libiberty/cp-demangle.c | 360 +-
libiberty/filename_cmp.c | 28 +-
libiberty/strsignal.c | 4 +-
libiberty/testsuite/demangle-expected | 54 +-
libiberty/testsuite/test-demangle.c | 12 +-
opcodes/ChangeLog | 242 +-
opcodes/Makefile.am | 8 +-
opcodes/Makefile.in | 12 +-
opcodes/arm-dis.c | 105 +-
opcodes/avr-dis.c | 3 +-
opcodes/configure | 2 +
opcodes/configure.in | 2 +
opcodes/disassemble.c | 14 +-
opcodes/i386-dis.c | 1864 +-
opcodes/i386-gen.c | 19 +-
opcodes/i386-init.h | 182 +-
opcodes/i386-opc.h | 29 +-
opcodes/i386-opc.tbl | 196 +-
opcodes/i386-tbl.h |15261 ++++++----
opcodes/mips16-opc.c | 11 +-
opcodes/po/POTFILES.in | 4 +
opcodes/po/opcodes.pot | 121 +-
opcodes/s390-opc.c | 217 +-
opcodes/s390-opc.txt | 312 +-
opcodes/tilegx-dis.c | 135 +
opcodes/tilegx-opc.c | 8055 +++++
opcodes/tilepro-dis.c | 232 +
opcodes/tilepro-opc.c |10183 ++++++
readline/ChangeLog.gdb | 8 +
readline/Makefile.in | 2 +-
readline/xfree.c | 7 +
readline/xmalloc.h | 3 +
sim/ChangeLog | 9 +
sim/MAINTAINERS | 1 -
sim/arm/ChangeLog | 8 +
sim/arm/iwmmxt.c | 19 +-
sim/bfin/ChangeLog | 192 +
sim/bfin/Makefile.in | 1 +
sim/bfin/bfin-sim.c | 186 +-
sim/bfin/bfroms/all.h | 3 +
sim/bfin/bfroms/bf526-0.2.h | 4 +
sim/bfin/bfroms/bf54x-0.4.h | 4 +
sim/bfin/bfroms/bf54x_l1-0.4.h | 4 +
sim/bfin/configure | 1 +
sim/bfin/configure.ac | 1 +
sim/bfin/dv-bfin_cec.h | 3 -
sim/bfin/dv-bfin_ctimer.h | 3 -
sim/bfin/dv-bfin_dma.c | 2 +-
sim/bfin/dv-bfin_dma.h | 2 -
sim/bfin/dv-bfin_dmac.h | 3 -
sim/bfin/dv-bfin_ebiu_amc.h | 4 -
sim/bfin/dv-bfin_ebiu_ddrc.h | 2 -
sim/bfin/dv-bfin_ebiu_sdc.h | 2 -
sim/bfin/dv-bfin_emac.h | 3 -
sim/bfin/dv-bfin_eppi.h | 3 -
sim/bfin/dv-bfin_evt.h | 3 -
sim/bfin/dv-bfin_gpio.h | 3 -
sim/bfin/dv-bfin_gptimer.h | 3 -
sim/bfin/dv-bfin_jtag.h | 3 -
sim/bfin/dv-bfin_mmu.h | 3 -
sim/bfin/dv-bfin_nfc.h | 3 -
sim/bfin/dv-bfin_otp.h | 6 -
sim/bfin/dv-bfin_pfmon.c | 155 +
sim/bfin/dv-bfin_pfmon.h | 24 +
sim/bfin/dv-bfin_pll.h | 3 -
sim/bfin/dv-bfin_ppi.h | 3 -
sim/bfin/dv-bfin_rtc.h | 2 -
sim/bfin/dv-bfin_sic.c | 625 +-
sim/bfin/dv-bfin_sic.h | 3 -
sim/bfin/dv-bfin_spi.h | 3 -
sim/bfin/dv-bfin_trace.h | 3 -
sim/bfin/dv-bfin_twi.h | 3 -
sim/bfin/dv-bfin_uart.h | 3 -
sim/bfin/dv-bfin_uart2.h | 3 -
sim/bfin/dv-bfin_wdog.h | 2 -
sim/bfin/dv-bfin_wp.h | 3 -
sim/bfin/interp.c | 36 +-
sim/bfin/machs.c | 726 +-
sim/bfin/machs.h | 47 +
sim/bfin/sim-main.h | 2 +-
sim/common/ChangeLog | 55 +
sim/common/Make-common.in | 4 +
sim/common/aclocal.m4 | 4 +-
sim/common/dv-glue.c | 126 +-
sim/common/nltvals.def | 31 +
sim/common/sim-command.c | 34 +
sim/common/sim-options.c | 10 +-
sim/common/sim-trace.c | 14 +-
sim/common/sim-trace.h | 6 +
sim/configure | 1 +
sim/configure.tgt | 1 +
sim/cris/ChangeLog | 4 +
sim/cris/sim-if.c | 7 -
sim/erc32/ChangeLog | 8 +
sim/erc32/interf.c | 9 +
sim/frv/ChangeLog | 4 +
sim/frv/sim-if.c | 9 -
sim/h8300/ChangeLog | 4 +
sim/h8300/compile.c | 7 -
sim/igen/ChangeLog | 35 +
sim/igen/filter.c | 30 +-
sim/igen/gen-engine.c | 325 -
sim/igen/gen-icache.c | 2 +
sim/igen/gen-idecode.c | 329 +-
sim/igen/gen-model.c | 398 -
sim/igen/gen.c | 127 +-
sim/igen/ld-insn.c | 37 +-
sim/igen/misc.h | 4 -
sim/iq2000/ChangeLog | 4 +
sim/iq2000/sim-if.c | 12 -
sim/lm32/ChangeLog | 4 +
sim/lm32/sim-if.c | 9 -
sim/m32c/ChangeLog | 8 +
sim/m32c/configure.ac | 34 +
sim/m32c/configure.in | 34 -
sim/m32r/ChangeLog | 4 +
sim/m32r/sim-if.c | 48 -
sim/m68hc11/ChangeLog | 4 +
sim/m68hc11/interp.c | 27 -
sim/mips/ChangeLog | 10 +
sim/mips/Makefile.in | 4 +-
sim/mips/interp.c | 10 -
sim/mn10300/ChangeLog | 8 +
sim/mn10300/am33.igen | 2 +-
sim/mn10300/interp.c | 17 -
sim/ppc/ChangeLog | 23 +-
sim/ppc/psim.c | 11 +-
sim/ppc/vm.c | 2 +-
sim/rx/ChangeLog | 8 +
sim/rx/configure.ac | 63 +
sim/rx/configure.in | 63 -
sim/sh64/ChangeLog | 4 +
sim/sh64/sim-if.c | 10 -
sim/testsuite/ChangeLog | 8 +
sim/testsuite/sim/arm/iwmmxt/wcmpgt.cgs | 1 -
sim/testsuite/sim/arm/iwmmxt/wmac.cgs | 1 -
sim/testsuite/sim/arm/iwmmxt/wsra.cgs | 1 -
sim/testsuite/sim/arm/xscale/blx.cgs | 1 -
sim/testsuite/sim/bfin/.gitignore | 1 +
sim/testsuite/sim/bfin/10272_small.s | 51 +
sim/testsuite/sim/bfin/10436.s | 39 +
sim/testsuite/sim/bfin/10622.s | 21 +
sim/testsuite/sim/bfin/10742.s | 17 +
sim/testsuite/sim/bfin/10799.s | 55 +
sim/testsuite/sim/bfin/11080.s | 40 +
sim/testsuite/sim/bfin/7641.s | 38 +
sim/testsuite/sim/bfin/ChangeLog | 250 +
sim/testsuite/sim/bfin/PN_generator.s | 78 +
sim/testsuite/sim/bfin/a0.s | 17 +
sim/testsuite/sim/bfin/a0shift.S | 169 +
sim/testsuite/sim/bfin/a1.s | 29 +
sim/testsuite/sim/bfin/a10.s | 176 +
sim/testsuite/sim/bfin/a11.S | 386 +
sim/testsuite/sim/bfin/a12.s | 40 +
sim/testsuite/sim/bfin/a2.s | 179 +
sim/testsuite/sim/bfin/a20.S | 68 +
sim/testsuite/sim/bfin/a21.s | 83 +
sim/testsuite/sim/bfin/a22.s | 83 +
sim/testsuite/sim/bfin/a23.s | 84 +
sim/testsuite/sim/bfin/a24.s | 12 +
sim/testsuite/sim/bfin/a25.s | 28 +
sim/testsuite/sim/bfin/a26.s | 72 +
sim/testsuite/sim/bfin/a3.s | 313 +
sim/testsuite/sim/bfin/a30.s | 55 +
sim/testsuite/sim/bfin/a4.s | 36 +
sim/testsuite/sim/bfin/a5.s | 140 +
sim/testsuite/sim/bfin/a6.s | 132 +
sim/testsuite/sim/bfin/a7.s | 179 +
sim/testsuite/sim/bfin/a8.s | 41 +
sim/testsuite/sim/bfin/a9.s | 219 +
sim/testsuite/sim/bfin/abs-2.S | 42 +
sim/testsuite/sim/bfin/abs-3.S | 42 +
sim/testsuite/sim/bfin/abs-4.S | 42 +
sim/testsuite/sim/bfin/abs.S | 42 +
sim/testsuite/sim/bfin/abs_acc.s | 224 +
sim/testsuite/sim/bfin/acc-rot.s | 129 +
sim/testsuite/sim/bfin/acp5_19.s | 12 +
sim/testsuite/sim/bfin/acp5_4.s | 39 +
sim/testsuite/sim/bfin/add_imm7.s | 38 +
sim/testsuite/sim/bfin/add_shift.S | 53 +
sim/testsuite/sim/bfin/add_sub_acc.s | 123 +
sim/testsuite/sim/bfin/addsub_flags.S | 107 +
sim/testsuite/sim/bfin/algnbug1.s | 38 +
sim/testsuite/sim/bfin/algnbug2.s | 69 +
sim/testsuite/sim/bfin/allinsn.exp | 15 +
sim/testsuite/sim/bfin/argc.c | 31 +
sim/testsuite/sim/bfin/ashift.s | 323 +
sim/testsuite/sim/bfin/ashift_flags.s | 84 +
sim/testsuite/sim/bfin/b0.S | 51 +
sim/testsuite/sim/bfin/b1.s | 12 +
sim/testsuite/sim/bfin/b2.S | 26 +
sim/testsuite/sim/bfin/brcc.s | 164 +
sim/testsuite/sim/bfin/brevadd.s | 20 +
sim/testsuite/sim/bfin/byteop16m.s | 76 +
sim/testsuite/sim/bfin/byteop16p.s | 74 +
sim/testsuite/sim/bfin/byteop1p.s | 75 +
sim/testsuite/sim/bfin/byteop2p.s | 58 +
sim/testsuite/sim/bfin/byteop3p.s | 119 +
sim/testsuite/sim/bfin/byteunpack.s | 45 +
sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s | 226 +
sim/testsuite/sim/bfin/c_alu2op_conv_b.s | 211 +
sim/testsuite/sim/bfin/c_alu2op_conv_h.s | 211 +
sim/testsuite/sim/bfin/c_alu2op_conv_mix.s | 186 +
sim/testsuite/sim/bfin/c_alu2op_conv_neg.s | 211 +
sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s | 211 +
sim/testsuite/sim/bfin/c_alu2op_conv_xb.s | 211 +
sim/testsuite/sim/bfin/c_alu2op_conv_xh.s | 212 +
sim/testsuite/sim/bfin/c_alu2op_divq.s | 220 +
sim/testsuite/sim/bfin/c_alu2op_divs.s | 220 +
sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s | 220 +
sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s | 217 +
sim/testsuite/sim/bfin/c_alu2op_shadd_1.s | 209 +
sim/testsuite/sim/bfin/c_alu2op_shadd_2.s | 209 +
sim/testsuite/sim/bfin/c_br_preg_killed_ac.s | 82 +
sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s | 85 +
sim/testsuite/sim/bfin/c_br_preg_stall_ac.s | 75 +
sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s | 70 +
sim/testsuite/sim/bfin/c_brcc_bp1.s | 45 +
sim/testsuite/sim/bfin/c_brcc_bp2.s | 45 +
sim/testsuite/sim/bfin/c_brcc_bp3.s | 47 +
sim/testsuite/sim/bfin/c_brcc_bp4.s | 46 +
sim/testsuite/sim/bfin/c_brcc_brf_bp.s | 46 +
sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s | 47 +
sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s | 46 +
sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s | 46 +
sim/testsuite/sim/bfin/c_brcc_brf_nbp.s | 45 +
sim/testsuite/sim/bfin/c_brcc_brt_bp.s | 46 +
sim/testsuite/sim/bfin/c_brcc_brt_nbp.s | 45 +
sim/testsuite/sim/bfin/c_brcc_kills_dhits.s | 136 +
sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s | 137 +
sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s | 102 +
sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s | 100 +
sim/testsuite/sim/bfin/c_calla_ljump.s | 31 +
sim/testsuite/sim/bfin/c_calla_subr.s | 28 +
sim/testsuite/sim/bfin/c_cc2dreg.s | 56 +
sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S | 240 +
sim/testsuite/sim/bfin/c_cc2stat_cc_an.s | 243 +
sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s | 243 +
sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S | 241 +
sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S | 240 +
sim/testsuite/sim/bfin/c_cc2stat_cc_az.s | 243 +
sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S | 80 +
sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s | 87 +
sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s | 99 +
sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s | 118 +
sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s | 83 +
sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s | 98 +
sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S | 127 +
sim/testsuite/sim/bfin/c_ccflag_a0a1.S | 143 +
sim/testsuite/sim/bfin/c_ccflag_dr_dr.s | 299 +
sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s | 299 +
sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s | 224 +
sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s | 221 +
sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s | 539 +
sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s | 238 +
sim/testsuite/sim/bfin/c_ccflag_pr_pr.s | 262 +
sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s | 212 +
sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s | 124 +
sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s | 61 +
sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s | 111 +
sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s | 123 +
sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s | 60 +
sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s | 111 +
sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s | 412 +
sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s | 412 +
sim/testsuite/sim/bfin/c_comp3op_dr_mix.s | 237 +
sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s | 412 +
sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s | 412 +
sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s | 412 +
sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s | 302 +
sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s | 302 +
sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s | 164 +
sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s | 147 +
sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s | 166 +
sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s | 147 +
sim/testsuite/sim/bfin/c_compi2opd_flags.S | 600 +
sim/testsuite/sim/bfin/c_compi2opd_flags_2.S | 600 +
sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s | 149 +
sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s | 116 +
sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s | 161 +
sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s | 131 +
sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s | 290 +
sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s | 289 +
sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s | 140 +
sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s | 108 +
sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s | 109 +
sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s | 98 +
sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s | 39 +
sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s | 82 +
sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s | 34 +
sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s | 34 +
sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s | 35 +
sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s | 35 +
sim/testsuite/sim/bfin/c_dsp32alu_abs.s | 62 +
sim/testsuite/sim/bfin/c_dsp32alu_absabs.s | 62 +
sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s | 128 +
sim/testsuite/sim/bfin/c_dsp32alu_awx.s | 61 +
sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s | 136 +
sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s | 76 +
sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s | 76 +
sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s | 77 +
sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s | 113 +
sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s | 255 +
sim/testsuite/sim/bfin/c_dsp32alu_max.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_min.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_minmin.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_mix.s | 137 +
sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s | 75 +
sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s | 88 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s | 258 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s | 258 +
sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s | 258 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s | 258 +
sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s | 66 +
sim/testsuite/sim/bfin/c_dsp32alu_rm.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rmm.s | 264 +
sim/testsuite/sim/bfin/c_dsp32alu_rmp.s | 264 +
sim/testsuite/sim/bfin/c_dsp32alu_rp.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rpm.s | 264 +
sim/testsuite/sim/bfin/c_dsp32alu_rpp.s | 266 +
sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s | 33 +
sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s | 265 +
sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s | 70 +
sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s | 262 +
sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s | 263 +
sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s | 261 +
sim/testsuite/sim/bfin/c_dsp32alu_saa.s | 70 +
sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S | 41 +
sim/testsuite/sim/bfin/c_dsp32alu_search.s | 74 +
sim/testsuite/sim/bfin/c_dsp32alu_sgn.s | 39 +
sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s | 255 +
sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s | 1014 +
sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s | 340 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s | 124 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s | 127 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s | 119 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s | 213 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s | 273 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s | 145 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s | 145 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s | 145 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s | 206 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s | 145 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s | 274 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s | 145 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s | 170 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s | 157 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s | 157 +
sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s | 157 +
sim/testsuite/sim/bfin/c_dsp32mac_mix.s | 114 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s | 129 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s | 247 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s | 245 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s | 129 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s | 245 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s | 245 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s | 127 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s | 243 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s | 243 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s | 127 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s | 243 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s | 243 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s | 152 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s | 292 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s | 292 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s | 152 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s | 306 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s | 292 +
sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s | 69 +
sim/testsuite/sim/bfin/c_dsp32mult_dr.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s | 211 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s | 196 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s | 212 +
sim/testsuite/sim/bfin/c_dsp32mult_pair.s | 179 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s | 179 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s | 179 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s | 178 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s | 178 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s | 178 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s | 178 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s | 178 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s | 180 +
sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s | 179 +
sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s | 211 +
sim/testsuite/sim/bfin/c_dsp32shift_af.s | 186 +
sim/testsuite/sim/bfin/c_dsp32shift_af_s.s | 186 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s | 424 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_ahh.s | 430 +
sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s | 430 +
sim/testsuite/sim/bfin/c_dsp32shift_align16.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_align24.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_align8.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_amix.s | 142 +
sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s | 486 +
sim/testsuite/sim/bfin/c_dsp32shift_bxor.s | 126 +
sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s | 214 +
sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s | 212 +
sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s | 212 +
sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s | 212 +
sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_fextx.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_lf.s | 422 +
sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s | 422 +
sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s | 422 +
sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s | 425 +
sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s | 423 +
sim/testsuite/sim/bfin/c_dsp32shift_lhh.s | 311 +
sim/testsuite/sim/bfin/c_dsp32shift_lmix.s | 136 +
sim/testsuite/sim/bfin/c_dsp32shift_ones.s | 214 +
sim/testsuite/sim/bfin/c_dsp32shift_pack.s | 411 +
sim/testsuite/sim/bfin/c_dsp32shift_rot.s | 427 +
sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s | 437 +
sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s | 214 +
sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s | 214 +
sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s | 210 +
sim/testsuite/sim/bfin/c_dsp32shift_vmax.s | 113 +
sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s | 113 +
sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s | 213 +
sim/testsuite/sim/bfin/c_dsp32shiftim_af.s | 63 +
sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s | 63 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s | 406 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s | 408 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s | 418 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s | 415 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s | 418 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s | 418 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s | 420 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s | 422 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s | 65 +
sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s | 65 +
sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s | 142 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s | 63 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s | 401 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s | 418 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s | 424 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s | 421 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s | 65 +
sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s | 138 +
sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s | 62 +
sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s | 168 +
sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s | 348 +
sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s | 328 +
sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s | 168 +
sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s | 364 +
sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s | 164 +
sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s | 355 +
sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s | 185 +
sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s | 326 +
sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s | 279 +
sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s | 161 +
sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s | 355 +
sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s | 163 +
sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s | 351 +
sim/testsuite/sim/bfin/c_except_illopcode.S | 99 +
sim/testsuite/sim/bfin/c_except_sys_sstep.S | 252 +
sim/testsuite/sim/bfin/c_except_user_mode.S | 349 +
sim/testsuite/sim/bfin/c_interr_disable.S | 323 +
sim/testsuite/sim/bfin/c_interr_disable_enable.S | 344 +
sim/testsuite/sim/bfin/c_interr_excpt.S | 290 +
sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S | 224 +
sim/testsuite/sim/bfin/c_interr_nested.S | 289 +
sim/testsuite/sim/bfin/c_interr_nmi.S | 318 +
sim/testsuite/sim/bfin/c_interr_pending.S | 324 +
sim/testsuite/sim/bfin/c_interr_pending_2.S | 268 +
sim/testsuite/sim/bfin/c_interr_timer.S | 384 +
sim/testsuite/sim/bfin/c_interr_timer_reload.S | 286 +
sim/testsuite/sim/bfin/c_interr_timer_tcount.S | 242 +
sim/testsuite/sim/bfin/c_interr_timer_tscale.S | 304 +
sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s | 60 +
sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s | 85 +
sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s | 89 +
sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s | 82 +
sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s | 165 +
sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s | 74 +
sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s | 82 +
sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s | 165 +
sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s | 76 +
sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s | 81 +
sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s | 168 +
sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s | 72 +
sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s | 113 +
sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s | 216 +
sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s | 102 +
sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s | 212 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p.s | 372 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s | 353 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s | 351 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s | 417 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s | 353 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s | 330 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s | 341 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s | 355 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s | 371 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s | 324 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s | 350 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s | 355 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s | 333 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s | 656 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s | 326 +
sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s | 354 +
sim/testsuite/sim/bfin/c_ldst_ld_p_p.s | 327 +
sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s | 406 +
sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s | 335 +
sim/testsuite/sim/bfin/c_ldst_st_p_d.s | 299 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s | 300 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s | 280 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s | 601 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s | 498 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s | 554 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s | 804 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s | 455 +
sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s | 457 +
sim/testsuite/sim/bfin/c_ldst_st_p_p.s | 128 +
sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s | 428 +
sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s | 397 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s | 554 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s | 595 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s | 594 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s | 595 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s | 554 +
sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s | 672 +
sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s | 612 +
sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s | 609 +
sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s | 780 +
sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s | 709 +
sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s | 541 +
sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s | 541 +
sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s | 540 +
sim/testsuite/sim/bfin/c_ldstii_ld_preg.s | 564 +
sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s | 605 +
sim/testsuite/sim/bfin/c_ldstii_st_dreg.s | 640 +
sim/testsuite/sim/bfin/c_ldstii_st_preg.s | 603 +
sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s | 528 +
sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s | 511 +
sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s | 641 +
sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s | 618 +
sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s | 411 +
sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s | 410 +
sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s | 462 +
sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s | 458 +
sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s | 462 +
sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s | 400 +
sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s | 401 +
sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s | 623 +
sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s | 625 +
sim/testsuite/sim/bfin/c_linkage.s | 60 +
sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s | 143 +
sim/testsuite/sim/bfin/c_logi2op_arith_shft.s | 223 +
sim/testsuite/sim/bfin/c_logi2op_bitclr.s | 92 +
sim/testsuite/sim/bfin/c_logi2op_bitset.s | 92 +
sim/testsuite/sim/bfin/c_logi2op_bittgl.s | 165 +
sim/testsuite/sim/bfin/c_logi2op_bittst.s | 583 +
sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s | 222 +
.../sim/bfin/c_logi2op_log_l_shft_astat.S | 82 +
sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s | 222 +
.../sim/bfin/c_logi2op_log_r_shft_astat.S | 82 +
sim/testsuite/sim/bfin/c_logi2op_nbittst.s | 584 +
sim/testsuite/sim/bfin/c_loopsetup_nested.s | 166 +
sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s | 165 +
sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s | 184 +
sim/testsuite/sim/bfin/c_loopsetup_nested_top.s | 166 +
sim/testsuite/sim/bfin/c_loopsetup_overlap.s | 167 +
sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s | 95 +
sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s | 94 +
sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s | 95 +
sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s | 93 +
sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s | 194 +
sim/testsuite/sim/bfin/c_loopsetup_prelc.s | 145 +
sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s | 110 +
sim/testsuite/sim/bfin/c_mmr_interr_ctl.s | 398 +
sim/testsuite/sim/bfin/c_mmr_loop.S | 417 +
sim/testsuite/sim/bfin/c_mmr_loop_user_except.S | 325 +
sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S | 307 +
sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S | 308 +
sim/testsuite/sim/bfin/c_mmr_timer.S | 282 +
sim/testsuite/sim/bfin/c_mode_supervisor.S | 287 +
sim/testsuite/sim/bfin/c_mode_user.S | 338 +
sim/testsuite/sim/bfin/c_mode_user_superivsor.S | 353 +
sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s | 197 +
sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s | 198 +
sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s | 198 +
sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s | 63 +
sim/testsuite/sim/bfin/c_progctrl_call_pr.s | 32 +
sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S | 330 +
sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S | 280 +
sim/testsuite/sim/bfin/c_progctrl_except_rtx.S | 96 +
sim/testsuite/sim/bfin/c_progctrl_excpt.S | 261 +
sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s | 58 +
sim/testsuite/sim/bfin/c_progctrl_jump_pr.s | 56 +
sim/testsuite/sim/bfin/c_progctrl_nop.s | 55 +
sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S | 285 +
sim/testsuite/sim/bfin/c_progctrl_rts.s | 36 +
sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s | 163 +
sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s | 162 +
sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s | 167 +
sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s | 213 +
sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s | 203 +
sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s | 173 +
sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s | 83 +
sim/testsuite/sim/bfin/c_regmv_acc_acc.s | 125 +
sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s | 148 +
sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s | 191 +
sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s | 245 +
sim/testsuite/sim/bfin/c_regmv_dr_dr.s | 209 +
sim/testsuite/sim/bfin/c_regmv_dr_imlb.s | 539 +
sim/testsuite/sim/bfin/c_regmv_dr_pr.s | 107 +
sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s | 664 +
sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s | 335 +
sim/testsuite/sim/bfin/c_regmv_imlb_dr.s | 313 +
sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s | 925 +
sim/testsuite/sim/bfin/c_regmv_imlb_pr.s | 302 +
sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s | 280 +
sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s | 237 +
sim/testsuite/sim/bfin/c_regmv_pr_dr.s | 147 +
sim/testsuite/sim/bfin/c_regmv_pr_imlb.s | 382 +
sim/testsuite/sim/bfin/c_regmv_pr_pr.s | 95 +
sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S | 342 +
sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S | 359 +
sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S | 359 +
sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S | 341 +
sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S | 377 +
sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S | 393 +
sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S | 375 +
.../sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S | 377 +
.../sim/bfin/c_seq_ex1_raise_call_mv_pop.S | 393 +
sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S | 375 +
sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S | 377 +
sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S | 386 +
sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S | 386 +
sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S | 385 +
.../sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S | 385 +
sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S | 440 +
sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S | 442 +
sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S | 443 +
.../sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S | 442 +
sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S | 446 +
.../sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S | 446 +
sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S | 455 +
sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S | 447 +
sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S | 466 +
sim/testsuite/sim/bfin/c_ujump.s | 52 +
sim/testsuite/sim/bfin/cc-alu.S | 126 +
sim/testsuite/sim/bfin/cc-astat-bits.s | 101 +
sim/testsuite/sim/bfin/cc0.s | 30 +
sim/testsuite/sim/bfin/cc1.s | 26 +
sim/testsuite/sim/bfin/cc5.S | 90 +
sim/testsuite/sim/bfin/cec-exact-exception.S | 54 +
sim/testsuite/sim/bfin/cec-ifetch.S | 69 +
sim/testsuite/sim/bfin/cec-multi-pending.S | 182 +
sim/testsuite/sim/bfin/cec-no-snen-reti.S | 128 +
sim/testsuite/sim/bfin/cec-non-operating-env.s | 37 +
sim/testsuite/sim/bfin/cec-raise-reti.S | 111 +
sim/testsuite/sim/bfin/cec-snen-reti.S | 122 +
sim/testsuite/sim/bfin/cec-syscfg-ssstep.S | 72 +
sim/testsuite/sim/bfin/cec-system-call.S | 64 +
sim/testsuite/sim/bfin/cir.s | 20 +
sim/testsuite/sim/bfin/cir1.s | 84 +
sim/testsuite/sim/bfin/cli-sti.s | 25 +
sim/testsuite/sim/bfin/cmpacc.s | 50 +
sim/testsuite/sim/bfin/cmpdreg.S | 40 +
sim/testsuite/sim/bfin/compare.s | 15 +
sim/testsuite/sim/bfin/conv_enc_gen.s | 101 +
sim/testsuite/sim/bfin/cycles.s | 41 +
sim/testsuite/sim/bfin/d0.s | 31 +
sim/testsuite/sim/bfin/d1.s | 17 +
sim/testsuite/sim/bfin/d2.s | 56 +
sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S | 545 +
sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S | 544 +
sim/testsuite/sim/bfin/dbg_jmp_src_kill.S | 543 +
sim/testsuite/sim/bfin/dbg_tr_basic.S | 272 +
sim/testsuite/sim/bfin/dbg_tr_simplejp.S | 267 +
sim/testsuite/sim/bfin/dbg_tr_tbuf0.S | 262 +
sim/testsuite/sim/bfin/dbg_tr_umode.S | 314 +
sim/testsuite/sim/bfin/disalnexcpt_implicit.S | 122 +
sim/testsuite/sim/bfin/div0.s | 37 +
sim/testsuite/sim/bfin/divq.s | 1322 +
sim/testsuite/sim/bfin/dotproduct.s | 304 +
sim/testsuite/sim/bfin/dotproduct2.s | 299 +
sim/testsuite/sim/bfin/double_prec_mult.s | 92 +
sim/testsuite/sim/bfin/dsp_a4.s | 113 +
sim/testsuite/sim/bfin/dsp_a7.s | 103 +
sim/testsuite/sim/bfin/dsp_a8.s | 80 +
sim/testsuite/sim/bfin/dsp_d0.s | 31 +
sim/testsuite/sim/bfin/dsp_d1.s | 117 +
sim/testsuite/sim/bfin/dsp_neg.S | 36 +
sim/testsuite/sim/bfin/dsp_s1.s | 85 +
sim/testsuite/sim/bfin/e0.s | 51 +
sim/testsuite/sim/bfin/edn_snafu.s | 45 +
sim/testsuite/sim/bfin/eu_dsp32mac_s.s | 38 +
sim/testsuite/sim/bfin/events.s | 44 +
sim/testsuite/sim/bfin/f221.s | 56 +
sim/testsuite/sim/bfin/fact.s | 47 +
sim/testsuite/sim/bfin/fir.s | 201 +
sim/testsuite/sim/bfin/fsm.s | 57 +
sim/testsuite/sim/bfin/greg2.s | 18 +
sim/testsuite/sim/bfin/hwloop-bits.S | 104 +
sim/testsuite/sim/bfin/hwloop-branch-in.s | 99 +
sim/testsuite/sim/bfin/hwloop-branch-out.s | 129 +
sim/testsuite/sim/bfin/hwloop-lt-bits.s | 25 +
sim/testsuite/sim/bfin/hwloop-nested.s | 33 +
sim/testsuite/sim/bfin/i0.s | 57 +
sim/testsuite/sim/bfin/iir.s | 207 +
sim/testsuite/sim/bfin/issue103.s | 34 +
sim/testsuite/sim/bfin/issue109.s | 16 +
sim/testsuite/sim/bfin/issue112.s | 38 +
sim/testsuite/sim/bfin/issue113.s | 18 +
sim/testsuite/sim/bfin/issue117.s | 19 +
sim/testsuite/sim/bfin/issue118.s | 41 +
sim/testsuite/sim/bfin/issue119.s | 26 +
sim/testsuite/sim/bfin/issue121.s | 40 +
sim/testsuite/sim/bfin/issue123.s | 20 +
sim/testsuite/sim/bfin/issue124.s | 26 +
sim/testsuite/sim/bfin/issue125.s | 75 +
sim/testsuite/sim/bfin/issue126.s | 19 +
sim/testsuite/sim/bfin/issue127.s | 35 +
sim/testsuite/sim/bfin/issue129.s | 36 +
sim/testsuite/sim/bfin/issue139.S | 108 +
sim/testsuite/sim/bfin/issue140.S | 22 +
sim/testsuite/sim/bfin/issue142.s | 34 +
sim/testsuite/sim/bfin/issue144.s | 31 +
sim/testsuite/sim/bfin/issue146.S | 32 +
sim/testsuite/sim/bfin/issue175.s | 34 +
sim/testsuite/sim/bfin/issue205.s | 66 +
sim/testsuite/sim/bfin/issue257.s | 28 +
sim/testsuite/sim/bfin/issue272.S | 23 +
sim/testsuite/sim/bfin/issue83.s | 93 +
sim/testsuite/sim/bfin/issue89.s | 30 +
sim/testsuite/sim/bfin/l0.s | 137 +
sim/testsuite/sim/bfin/l0shift.s | 13 +
sim/testsuite/sim/bfin/l2_loop.s | 28 +
sim/testsuite/sim/bfin/link-2.s | 24 +
sim/testsuite/sim/bfin/link.s | 67 +
sim/testsuite/sim/bfin/lmu_cplb_multiple0.S | 2678 ++
sim/testsuite/sim/bfin/lmu_cplb_multiple1.S | 2680 ++
sim/testsuite/sim/bfin/lmu_excpt_align.S | 345 +
sim/testsuite/sim/bfin/lmu_excpt_default.S | 307 +
sim/testsuite/sim/bfin/lmu_excpt_illaddr.S | 337 +
sim/testsuite/sim/bfin/lmu_excpt_prot0.S | 392 +
sim/testsuite/sim/bfin/lmu_excpt_prot1.S | 401 +
sim/testsuite/sim/bfin/load.s | 239 +
sim/testsuite/sim/bfin/logic.s | 64 +
sim/testsuite/sim/bfin/loop_snafu.s | 28 +
sim/testsuite/sim/bfin/loop_strncpy.s | 76 +
sim/testsuite/sim/bfin/lp0.s | 17 +
sim/testsuite/sim/bfin/lp1.s | 16 +
sim/testsuite/sim/bfin/lsetup.s | 109 +
sim/testsuite/sim/bfin/m0boundary.s | 46 +
sim/testsuite/sim/bfin/m1.S | 58 +
sim/testsuite/sim/bfin/m10.s | 63 +
sim/testsuite/sim/bfin/m11.s | 72 +
sim/testsuite/sim/bfin/m12.s | 74 +
sim/testsuite/sim/bfin/m13.s | 93 +
sim/testsuite/sim/bfin/m14.s | 82 +
sim/testsuite/sim/bfin/m15.s | 80 +
sim/testsuite/sim/bfin/m16.s | 65 +
sim/testsuite/sim/bfin/m17.s | 74 +
sim/testsuite/sim/bfin/m2.s | 263 +
sim/testsuite/sim/bfin/m3.s | 138 +
sim/testsuite/sim/bfin/m4.s | 124 +
sim/testsuite/sim/bfin/m5.s | 153 +
sim/testsuite/sim/bfin/m6.s | 57 +
sim/testsuite/sim/bfin/m7.s | 66 +
sim/testsuite/sim/bfin/m8.s | 54 +
sim/testsuite/sim/bfin/m9.s | 91 +
sim/testsuite/sim/bfin/mac2halfreg.S | 27 +
sim/testsuite/sim/bfin/math.s | 66 +
sim/testsuite/sim/bfin/max_min_flags.s | 275 +
sim/testsuite/sim/bfin/mc_s2.s | 78 +
sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c | 18 +
sim/testsuite/sim/bfin/mdma-32bit-1d.c | 17 +
sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c | 18 +
sim/testsuite/sim/bfin/mdma-8bit-1d.c | 17 +
sim/testsuite/sim/bfin/mdma-skel.h | 79 +
sim/testsuite/sim/bfin/mem3.s | 42 +
sim/testsuite/sim/bfin/mmr-exception.s | 43 +
sim/testsuite/sim/bfin/move.s | 36 +
sim/testsuite/sim/bfin/msa_acp_5.10.S | 40 +
sim/testsuite/sim/bfin/msa_acp_5.12_1.S | 71 +
sim/testsuite/sim/bfin/msa_acp_5.12_2.S | 58 +
sim/testsuite/sim/bfin/msa_acp_5_10.s | 69 +
sim/testsuite/sim/bfin/mult.s | 22 +
sim/testsuite/sim/bfin/neg-2.S | 42 +
sim/testsuite/sim/bfin/neg-3.S | 42 +
sim/testsuite/sim/bfin/neg.S | 42 +
sim/testsuite/sim/bfin/nshift.s | 33 +
sim/testsuite/sim/bfin/pr.s | 81 +
sim/testsuite/sim/bfin/push-pop-multiple.s | 169 +
sim/testsuite/sim/bfin/push-pop.s | 95 +
sim/testsuite/sim/bfin/pushpopreg_1.s | 292 +
sim/testsuite/sim/bfin/quadaddsub.s | 58 +
sim/testsuite/sim/bfin/random_0001.s | 13 +
sim/testsuite/sim/bfin/random_0002.S | 25 +
sim/testsuite/sim/bfin/random_0003.S | 48 +
sim/testsuite/sim/bfin/random_0004.S | 33 +
sim/testsuite/sim/bfin/random_0005.S | 24 +
sim/testsuite/sim/bfin/random_0006.S | 23 +
sim/testsuite/sim/bfin/random_0007.S | 60 +
sim/testsuite/sim/bfin/random_0008.S | 44 +
sim/testsuite/sim/bfin/random_0009.S | 103 +
sim/testsuite/sim/bfin/random_0010.S | 78 +
sim/testsuite/sim/bfin/random_0011.S | 102 +
sim/testsuite/sim/bfin/random_0012.S | 52 +
sim/testsuite/sim/bfin/random_0013.S | 417 +
sim/testsuite/sim/bfin/random_0019.S | 216 +
sim/testsuite/sim/bfin/random_0020.S | 434 +
sim/testsuite/sim/bfin/random_0021.S | 45 +
sim/testsuite/sim/bfin/random_0022.S | 212 +
sim/testsuite/sim/bfin/random_0023.S | 97 +
sim/testsuite/sim/bfin/random_0024.S | 264 +
sim/testsuite/sim/bfin/random_0026.S | 195 +
sim/testsuite/sim/bfin/random_0027.S | 266 +
sim/testsuite/sim/bfin/random_0028.S | 220 +
sim/testsuite/sim/bfin/random_0029.S | 184 +
sim/testsuite/sim/bfin/random_0030.S | 177 +
sim/testsuite/sim/bfin/random_0031.S | 185 +
sim/testsuite/sim/bfin/random_0032.S | 154 +
sim/testsuite/sim/bfin/random_0033.S | 64 +
sim/testsuite/sim/bfin/random_0034.S | 129 +
sim/testsuite/sim/bfin/random_0035.S | 31 +
sim/testsuite/sim/bfin/run-tests.sh | 225 +
sim/testsuite/sim/bfin/s0.s | 12 +
sim/testsuite/sim/bfin/s1.s | 25 +
sim/testsuite/sim/bfin/s10.s | 77 +
sim/testsuite/sim/bfin/s11.s | 177 +
sim/testsuite/sim/bfin/s12.s | 84 +
sim/testsuite/sim/bfin/s13.s | 215 +
sim/testsuite/sim/bfin/s14.s | 350 +
sim/testsuite/sim/bfin/s15.s | 149 +
sim/testsuite/sim/bfin/s16.s | 170 +
sim/testsuite/sim/bfin/s17.s | 46 +
sim/testsuite/sim/bfin/s18.s | 132 +
sim/testsuite/sim/bfin/s19.s | 140 +
sim/testsuite/sim/bfin/s2.s | 47 +
sim/testsuite/sim/bfin/s20.s | 25 +
sim/testsuite/sim/bfin/s21.s | 298 +
sim/testsuite/sim/bfin/s3.s | 88 +
sim/testsuite/sim/bfin/s30.s | 152 +
sim/testsuite/sim/bfin/s4.s | 214 +
sim/testsuite/sim/bfin/s5.s | 118 +
sim/testsuite/sim/bfin/s6.s | 83 +
sim/testsuite/sim/bfin/s7.s | 83 +
sim/testsuite/sim/bfin/s8.s | 55 +
sim/testsuite/sim/bfin/s9.s | 134 +
sim/testsuite/sim/bfin/saatest.s | 222 +
sim/testsuite/sim/bfin/se_all16bitopcodes.S | 444 +
sim/testsuite/sim/bfin/se_all32bitopcodes.S |34304 ++++++++++++++++++++
sim/testsuite/sim/bfin/se_all32bitopcodes.lds | 16 +
sim/testsuite/sim/bfin/se_brtarget_stall.S | 462 +
sim/testsuite/sim/bfin/se_bug_ui.S | 296 +
sim/testsuite/sim/bfin/se_bug_ui2.S | 296 +
sim/testsuite/sim/bfin/se_bug_ui3.S | 300 +
sim/testsuite/sim/bfin/se_cc2stat_haz.S | 632 +
sim/testsuite/sim/bfin/se_cc_kill.S | 480 +
sim/testsuite/sim/bfin/se_cof.S | 424 +
sim/testsuite/sim/bfin/se_event_quad.S | 436 +
sim/testsuite/sim/bfin/se_excpt_dagprotviol.S | 281 +
sim/testsuite/sim/bfin/se_excpt_ifprotviol.S | 280 +
sim/testsuite/sim/bfin/se_excpt_ssstep.S | 290 +
sim/testsuite/sim/bfin/se_illegalcombination.S | 622 +
sim/testsuite/sim/bfin/se_kill_wbbr.S | 422 +
sim/testsuite/sim/bfin/se_kills2.S | 148 +
sim/testsuite/sim/bfin/se_loop_disable.S | 408 +
sim/testsuite/sim/bfin/se_loop_kill.S | 519 +
sim/testsuite/sim/bfin/se_loop_kill_01.S | 521 +
sim/testsuite/sim/bfin/se_loop_kill_dcr.S | 914 +
sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S | 917 +
sim/testsuite/sim/bfin/se_loop_lr.S | 507 +
sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S | 612 +
sim/testsuite/sim/bfin/se_loop_mv2lc.S | 777 +
sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S | 612 +
sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S | 612 +
sim/testsuite/sim/bfin/se_loop_nest_ppm.S | 442 +
sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S | 442 +
sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S | 491 +
sim/testsuite/sim/bfin/se_loop_ppm.S | 477 +
sim/testsuite/sim/bfin/se_loop_ppm_1.S | 519 +
sim/testsuite/sim/bfin/se_loop_ppm_int.S | 429 +
sim/testsuite/sim/bfin/se_lsetup_kill.S | 776 +
sim/testsuite/sim/bfin/se_misaligned_fetch.S | 286 +
sim/testsuite/sim/bfin/se_more_ret_haz.S | 271 +
sim/testsuite/sim/bfin/se_mv2lp.S | 481 +
sim/testsuite/sim/bfin/se_oneins_zoff.S | 487 +
sim/testsuite/sim/bfin/se_popkill.S | 566 +
sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S | 171 +
sim/testsuite/sim/bfin/se_rets_hazard.s | 55 +
sim/testsuite/sim/bfin/se_rts_rti.S | 442 +
sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S | 297 +
sim/testsuite/sim/bfin/se_ssync.S | 61 +
sim/testsuite/sim/bfin/se_stall_if2.S | 458 +
sim/testsuite/sim/bfin/se_undefinedinstruction1.S | 1102 +
sim/testsuite/sim/bfin/se_undefinedinstruction2.S | 3147 ++
sim/testsuite/sim/bfin/se_undefinedinstruction3.S | 6022 ++++
sim/testsuite/sim/bfin/se_undefinedinstruction4.S | 1298 +
sim/testsuite/sim/bfin/se_usermode_protviol.S | 317 +
sim/testsuite/sim/bfin/seqstat.s | 25 +
sim/testsuite/sim/bfin/sign.s | 27 +
sim/testsuite/sim/bfin/simple0.s | 10 +
sim/testsuite/sim/bfin/sri.s | 21 +
sim/testsuite/sim/bfin/stk.s | 78 +
sim/testsuite/sim/bfin/stk2.s | 107 +
sim/testsuite/sim/bfin/stk3.s | 106 +
sim/testsuite/sim/bfin/stk4.s | 110 +
sim/testsuite/sim/bfin/stk5.s | 34 +
sim/testsuite/sim/bfin/stk6.s | 58 +
sim/testsuite/sim/bfin/syscfg.s | 25 +
sim/testsuite/sim/bfin/tar10622.s | 20 +
sim/testsuite/sim/bfin/test-dma.h | 28 +
sim/testsuite/sim/bfin/test.h | 134 +
sim/testsuite/sim/bfin/testset.s | 73 +
sim/testsuite/sim/bfin/testset2.s | 37 +
sim/testsuite/sim/bfin/testutils.inc | 295 +
sim/testsuite/sim/bfin/unlink.S | 68 +
sim/testsuite/sim/bfin/up0.s | 41 +
sim/testsuite/sim/bfin/usp.S | 50 +
sim/testsuite/sim/bfin/vec-abs-2.S | 42 +
sim/testsuite/sim/bfin/vec-abs-3.S | 42 +
sim/testsuite/sim/bfin/vec-abs.S | 42 +
sim/testsuite/sim/bfin/vec-neg-2.S | 42 +
sim/testsuite/sim/bfin/vec-neg-3.S | 42 +
sim/testsuite/sim/bfin/vec-neg.S | 42 +
sim/testsuite/sim/bfin/vecadd.s | 65 +
sim/testsuite/sim/bfin/vit_max.s | 57 +
sim/testsuite/sim/bfin/viterbi2.s | 254 +
sim/testsuite/sim/bfin/wtf.s | 26 +
sim/testsuite/sim/bfin/x1.s | 79 +
sim/testsuite/sim/bfin/zcall.s | 44 +
sim/testsuite/sim/bfin/zeroflagrnd.s | 37 +
sim/v850/ChangeLog | 4 +
sim/v850/interp.c | 19 -
1443 files changed, 288586 insertions(+), 22393 deletions(-)
create mode 100644 bfd/cpu-tilegx.c
create mode 100644 bfd/cpu-tilepro.c
create mode 100644 bfd/elf32-tilegx.c
create mode 100644 bfd/elf32-tilegx.h
create mode 100644 bfd/elf32-tilepro.c
create mode 100644 bfd/elf32-tilepro.h
create mode 100644 bfd/elf64-tilegx.c
create mode 100644 bfd/elf64-tilegx.h
create mode 100644 bfd/elfnn-ia64.c
create mode 100644 bfd/elfxx-ia64.h
create mode 100644 bfd/elfxx-tilegx.c
create mode 100644 bfd/elfxx-tilegx.h
create mode 100644 gdb/common/gdb_thread_db.h
create mode 100644 gdb/continuations.c
create mode 100644 gdb/continuations.h
delete mode 100644 gdb/gdb_thread_db.h
create mode 100644 gdb/testsuite/config/bfin.exp
create mode 100644 gdb/testsuite/gdb.ada/char_enum.exp
create mode 100644 gdb/testsuite/gdb.ada/char_enum/foo.adb
create mode 100644 gdb/testsuite/gdb.ada/char_enum/pck.adb
create mode 100644 gdb/testsuite/gdb.ada/char_enum/pck.ads
create mode 100644 gdb/testsuite/gdb.ada/ptr_typedef.exp
create mode 100644 gdb/testsuite/gdb.ada/ptr_typedef/foo.adb
create mode 100644 gdb/testsuite/gdb.ada/ptr_typedef/pck.adb
create mode 100644 gdb/testsuite/gdb.ada/ptr_typedef/pck.ads
create mode 100644 gdb/testsuite/gdb.ada/same_enum.exp
create mode 100644 gdb/testsuite/gdb.ada/same_enum/a.adb
create mode 100644 gdb/testsuite/gdb.ada/same_enum/pck.adb
create mode 100644 gdb/testsuite/gdb.ada/same_enum/pck.ads
create mode 100644 gdb/testsuite/gdb.arch/i386-dr3-watch.c
create mode 100644 gdb/testsuite/gdb.arch/i386-dr3-watch.exp
create mode 100644 gdb/testsuite/gdb.asm/bfin.inc
create mode 100644 gdb/testsuite/gdb.base/async-shell.c
create mode 100644 gdb/testsuite/gdb.base/async-shell.exp
create mode 100644 gdb/testsuite/gdb.base/jit-dlmain.c
create mode 100644 gdb/testsuite/gdb.base/jit-so.exp
create mode 100644 gdb/testsuite/gdb.cp/anon-ns.cc
create mode 100644 gdb/testsuite/gdb.cp/anon-ns.exp
create mode 100644 gdb/testsuite/gdb.cp/minsym-fallback-main.cc
create mode 100644 gdb/testsuite/gdb.cp/minsym-fallback.cc
create mode 100644 gdb/testsuite/gdb.cp/minsym-fallback.exp
create mode 100644 gdb/testsuite/gdb.cp/minsym-fallback.h
create mode 100644 gdb/testsuite/gdb.cp/no-dmgl-verbose.cc
create mode 100644 gdb/testsuite/gdb.cp/no-dmgl-verbose.exp
create mode 100644 gdb/testsuite/gdb.cp/paren-type.cc
create mode 100644 gdb/testsuite/gdb.cp/paren-type.exp
create mode 100644 gdb/testsuite/gdb.cp/static-method.cc
create mode 100644 gdb/testsuite/gdb.cp/static-method.exp
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust-main.cc
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust.S
create mode 100644 gdb/testsuite/gdb.dwarf2/dw2-linkage-name-trust.exp
create mode 100644 gdb/testsuite/gdb.fortran/charset.exp
create mode 100644 gdb/testsuite/gdb.fortran/charset.f90
create mode 100644 gdb/testsuite/gdb.reverse/finish-reverse-bkpt.exp
create mode 100644 gdb/testsuite/gdb.reverse/next-reverse-bkpt-over-sr.exp
create mode 100644 gdb/testsuite/gdb.threads/leader-exit.c
create mode 100644 gdb/testsuite/gdb.threads/leader-exit.exp
create mode 100644 gdb/testsuite/lib/future.exp
create mode 100644 include/elf/tilegx.h
create mode 100644 include/elf/tilepro.h
create mode 100644 include/mach-o/ChangeLog
create mode 100644 include/mach-o/loader.h
create mode 100644 include/opcode/tilegx.h
create mode 100644 include/opcode/tilepro.h
create mode 100644 opcodes/tilegx-dis.c
create mode 100644 opcodes/tilegx-opc.c
create mode 100644 opcodes/tilepro-dis.c
create mode 100644 opcodes/tilepro-opc.c
create mode 100644 sim/bfin/bfroms/bf526-0.2.h
create mode 100644 sim/bfin/bfroms/bf54x-0.4.h
create mode 100644 sim/bfin/bfroms/bf54x_l1-0.4.h
create mode 100644 sim/bfin/dv-bfin_pfmon.c
create mode 100644 sim/bfin/dv-bfin_pfmon.h
create mode 100644 sim/common/sim-command.c
create mode 100644 sim/m32c/configure.ac
delete mode 100644 sim/m32c/configure.in
create mode 100644 sim/rx/configure.ac
delete mode 100644 sim/rx/configure.in
create mode 100644 sim/testsuite/sim/bfin/.gitignore
create mode 100644 sim/testsuite/sim/bfin/10272_small.s
create mode 100644 sim/testsuite/sim/bfin/10436.s
create mode 100644 sim/testsuite/sim/bfin/10622.s
create mode 100644 sim/testsuite/sim/bfin/10742.s
create mode 100644 sim/testsuite/sim/bfin/10799.s
create mode 100644 sim/testsuite/sim/bfin/11080.s
create mode 100644 sim/testsuite/sim/bfin/7641.s
create mode 100644 sim/testsuite/sim/bfin/ChangeLog
create mode 100644 sim/testsuite/sim/bfin/PN_generator.s
create mode 100644 sim/testsuite/sim/bfin/a0.s
create mode 100644 sim/testsuite/sim/bfin/a0shift.S
create mode 100644 sim/testsuite/sim/bfin/a1.s
create mode 100644 sim/testsuite/sim/bfin/a10.s
create mode 100644 sim/testsuite/sim/bfin/a11.S
create mode 100644 sim/testsuite/sim/bfin/a12.s
create mode 100644 sim/testsuite/sim/bfin/a2.s
create mode 100644 sim/testsuite/sim/bfin/a20.S
create mode 100644 sim/testsuite/sim/bfin/a21.s
create mode 100644 sim/testsuite/sim/bfin/a22.s
create mode 100644 sim/testsuite/sim/bfin/a23.s
create mode 100644 sim/testsuite/sim/bfin/a24.s
create mode 100644 sim/testsuite/sim/bfin/a25.s
create mode 100644 sim/testsuite/sim/bfin/a26.s
create mode 100644 sim/testsuite/sim/bfin/a3.s
create mode 100644 sim/testsuite/sim/bfin/a30.s
create mode 100644 sim/testsuite/sim/bfin/a4.s
create mode 100644 sim/testsuite/sim/bfin/a5.s
create mode 100644 sim/testsuite/sim/bfin/a6.s
create mode 100644 sim/testsuite/sim/bfin/a7.s
create mode 100644 sim/testsuite/sim/bfin/a8.s
create mode 100644 sim/testsuite/sim/bfin/a9.s
create mode 100644 sim/testsuite/sim/bfin/abs-2.S
create mode 100644 sim/testsuite/sim/bfin/abs-3.S
create mode 100644 sim/testsuite/sim/bfin/abs-4.S
create mode 100644 sim/testsuite/sim/bfin/abs.S
create mode 100644 sim/testsuite/sim/bfin/abs_acc.s
create mode 100644 sim/testsuite/sim/bfin/acc-rot.s
create mode 100644 sim/testsuite/sim/bfin/acp5_19.s
create mode 100644 sim/testsuite/sim/bfin/acp5_4.s
create mode 100644 sim/testsuite/sim/bfin/add_imm7.s
create mode 100644 sim/testsuite/sim/bfin/add_shift.S
create mode 100644 sim/testsuite/sim/bfin/add_sub_acc.s
create mode 100644 sim/testsuite/sim/bfin/addsub_flags.S
create mode 100644 sim/testsuite/sim/bfin/algnbug1.s
create mode 100644 sim/testsuite/sim/bfin/algnbug2.s
create mode 100644 sim/testsuite/sim/bfin/allinsn.exp
create mode 100644 sim/testsuite/sim/bfin/argc.c
create mode 100644 sim/testsuite/sim/bfin/ashift.s
create mode 100644 sim/testsuite/sim/bfin/ashift_flags.s
create mode 100644 sim/testsuite/sim/bfin/b0.S
create mode 100644 sim/testsuite/sim/bfin/b1.s
create mode 100644 sim/testsuite/sim/bfin/b2.S
create mode 100644 sim/testsuite/sim/bfin/brcc.s
create mode 100644 sim/testsuite/sim/bfin/brevadd.s
create mode 100644 sim/testsuite/sim/bfin/byteop16m.s
create mode 100644 sim/testsuite/sim/bfin/byteop16p.s
create mode 100644 sim/testsuite/sim/bfin/byteop1p.s
create mode 100644 sim/testsuite/sim/bfin/byteop2p.s
create mode 100644 sim/testsuite/sim/bfin/byteop3p.s
create mode 100644 sim/testsuite/sim/bfin/byteunpack.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_arith_r_sft.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_b.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_h.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_neg.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_toggle.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_xb.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_conv_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_divq.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_divs.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_log_l_sft.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_log_r_sft.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_shadd_1.s
create mode 100644 sim/testsuite/sim/bfin/c_alu2op_shadd_2.s
create mode 100644 sim/testsuite/sim/bfin/c_br_preg_killed_ac.s
create mode 100644 sim/testsuite/sim/bfin/c_br_preg_killed_ex1.s
create mode 100644 sim/testsuite/sim/bfin/c_br_preg_stall_ac.s
create mode 100644 sim/testsuite/sim/bfin/c_br_preg_stall_ex1.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_bp1.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_bp2.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_bp3.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_bp4.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brf_bp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brf_brt_bp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brf_brt_nbp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brf_fbkwd.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brf_nbp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brt_bp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_brt_nbp.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_kills_dhits.s
create mode 100644 sim/testsuite/sim/bfin/c_brcc_kills_dmiss.s
create mode 100644 sim/testsuite/sim/bfin/c_cactrl_iflush_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_cactrl_iflush_pr_pp.s
create mode 100644 sim/testsuite/sim/bfin/c_calla_ljump.s
create mode 100644 sim/testsuite/sim/bfin/c_calla_subr.s
create mode 100644 sim/testsuite/sim/bfin/c_cc2dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_ac.S
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_an.s
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_aq.s
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_av0.S
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_av1.S
create mode 100644 sim/testsuite/sim/bfin/c_cc2stat_cc_az.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_flag_ccmv_depend.S
create mode 100644 sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_s1.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_flagdreg_mvbrsft_sn.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_s1.s
create mode 100644 sim/testsuite/sim/bfin/c_cc_regmvlogi_mvbrsft_sn.S
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_a0a1.S
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_dr_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_dr_dr_uu.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_dr_imm3.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_dr_imm3_uu.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_pr_imm3.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_pr_imm3_uu.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_pr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccflag_pr_pr_uu.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_cc_dr_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_cc_dr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_cc_pr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_ncc_dr_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_ncc_dr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ccmv_ncc_pr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_and_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_minus_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_or_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_plus_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_dr_xor_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh1.s
create mode 100644 sim/testsuite/sim/bfin/c_comp3op_pr_plus_pr_sh2.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_n.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_dr_add_i7_p.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_n.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_dr_eq_i7_p.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_flags.S
create mode 100644 sim/testsuite/sim/bfin/c_compi2opd_flags_2.S
create mode 100644 sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_n.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opp_pr_add_i7_p.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_n.s
create mode 100644 sim/testsuite/sim/bfin/c_compi2opp_pr_eq_i7_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodik_lnz_imgebl.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodik_lnz_imltbl.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodik_lz_inc_dec.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodim_lnz_imgebl.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodim_lnz_imltbl.s
create mode 100644 sim/testsuite/sim/bfin/c_dagmodim_lz_inc_dec.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_a0_pm_a1.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_a0a1s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_a_abs_a.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_a_neg_a.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_aa_absabs.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_aa_negneg.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_abs.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_absabs.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_alhwx.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_awx.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_byteop1ew.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_byteop2.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_byteop3.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_bytepack.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_byteunpack.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_disalnexcpt.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_max.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_maxmax.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_min.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_minmin.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_r_lh_a0pa1.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_r_negneg.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd12_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rh_rnd20_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd12_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rl_rnd20_p.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rlh_rnd.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rm.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rmm.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rmp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rpm.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rpp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rr_lph_a1a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrpm.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrpm_aa.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrpmmp_sft_x.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrppmm.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_rrppmm_sft_x.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_saa.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_sat_aa.S
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_search.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32alu_sgn.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_a1a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_a1a0_iuw32.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_a1a0_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_ih.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_iu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_t.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_tu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a0_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_ih.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_iu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_t.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_tu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_iutsh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_dr_a1a0_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a0_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_a1a0_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mac_pair_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_ih.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_iu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m_iutsh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m_t.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_m_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_t.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_tu.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_dr_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_m.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_m_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_m_is.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_m_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_m_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32mult_pair_u.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_a0alr.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_af.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_af_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_ln_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_lp_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rn_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahalf_rp_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ahh_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_align16.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_align24.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_align8.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_amix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_bitmux.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_bxor.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_expadj_h.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_expadj_l.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_expadj_r.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_expexp_r.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_fdepx.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_fextx.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lf.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lhalf_ln.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lhalf_lp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rn.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lhalf_rp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lhh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_lmix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_ones.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_pack.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_rot.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_rot_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_signbits_r.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_signbits_rh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_signbits_rl.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_vmax.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shift_vmaxvmax.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_a0alr.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_af.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_af_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_ln_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_lp_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rn_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahalf_rp_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_ahh_s.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_amix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lf.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_ln.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_lp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rn.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lhalf_rp.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lhh.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_lmix.s
create mode 100644 sim/testsuite/sim/bfin/c_dsp32shiftim_rot.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_dr_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_dr_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_dr_ippm.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_drhi_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_drhi_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_drlo_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_ld_drlo_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_dr_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_dr_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_dr_ippm.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_drhi_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_drhi_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_drlo_i.s
create mode 100644 sim/testsuite/sim/bfin/c_dspldst_st_drlo_ipp.s
create mode 100644 sim/testsuite/sim/bfin/c_except_illopcode.S
create mode 100644 sim/testsuite/sim/bfin/c_except_sys_sstep.S
create mode 100644 sim/testsuite/sim/bfin/c_except_user_mode.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_disable.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_disable_enable.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_excpt.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_loopsetup_stld.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_nested.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_nmi.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_pending.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_pending_2.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_timer.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_timer_reload.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_timer_tcount.S
create mode 100644 sim/testsuite/sim/bfin/c_interr_timer_tscale.S
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_drhi.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_drlo.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_h_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_h_ibml.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_h_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_l_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_l_ibml.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_l_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lz_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lz_ibml.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lz_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_ibml.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_lzhi_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ldimmhalf_pibml.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xb.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_mm_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xb.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_pp_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_ppmm_hbx.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_xb.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_d_p_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_p_p.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_p_p_mm.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_ld_p_p_pp.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_mm.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_mm_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_pp.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_d_pp_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_p.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_p_mm.s
create mode 100644 sim/testsuite/sim/bfin/c_ldst_st_p_p_pp.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xb.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_dr_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_ld_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_st_dr_b.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_st_dr_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_st_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstidxl_st_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_ld_dr_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_ld_dr_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_ld_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_ld_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_st_dr_h.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_st_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstii_st_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstiifp_ld_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstiifp_ld_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstiifp_st_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstiifp_st_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_hi.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_ld_dr_lo.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_ld_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_ld_h_xh.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_ld_lohi.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_st_dr_hi.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_st_dr_lo.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_st_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_ldstpmod_st_lohi.s
create mode 100644 sim/testsuite/sim/bfin/c_linkage.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_alshft_mix.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_arith_shft.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_bitclr.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_bitset.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_bittgl.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_bittst.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_log_l_shft.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_log_l_shft_astat.S
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_log_r_shft.s
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_log_r_shft_astat.S
create mode 100644 sim/testsuite/sim/bfin/c_logi2op_nbittst.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_nested.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_nested_bot.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_nested_prelc.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_nested_top.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_overlap.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc0.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_preg_div2_lc1.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_preg_lc0.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_preg_lc1.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_preg_stld.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_prelc.s
create mode 100644 sim/testsuite/sim/bfin/c_loopsetup_topbotcntr.s
create mode 100644 sim/testsuite/sim/bfin/c_mmr_interr_ctl.s
create mode 100644 sim/testsuite/sim/bfin/c_mmr_loop.S
create mode 100644 sim/testsuite/sim/bfin/c_mmr_loop_user_except.S
create mode 100644 sim/testsuite/sim/bfin/c_mmr_ppop_illegal_adr.S
create mode 100644 sim/testsuite/sim/bfin/c_mmr_ppopm_illegal_adr.S
create mode 100644 sim/testsuite/sim/bfin/c_mmr_timer.S
create mode 100644 sim/testsuite/sim/bfin/c_mode_supervisor.S
create mode 100644 sim/testsuite/sim/bfin/c_mode_user.S
create mode 100644 sim/testsuite/sim/bfin/c_mode_user_superivsor.S
create mode 100644 sim/testsuite/sim/bfin/c_multi_issue_dsp_ld_ld.s
create mode 100644 sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_1.s
create mode 100644 sim/testsuite/sim/bfin/c_multi_issue_dsp_ldst_2.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_call_pcpr.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_call_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_clisti_interr.S
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_csync_mmr.S
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_except_rtx.S
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_excpt.S
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_jump_pcpr.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_jump_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_nop.s
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_raise_rt_i_n.S
create mode 100644 sim/testsuite/sim/bfin/c_progctrl_rts.s
create mode 100644 sim/testsuite/sim/bfin/c_ptr2op_pr_neg_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_ptr2op_pr_sft_2_1.s
create mode 100644 sim/testsuite/sim/bfin/c_ptr2op_pr_shadd_1_2.s
create mode 100644 sim/testsuite/sim/bfin/c_pushpopmultiple_dp.s
create mode 100644 sim/testsuite/sim/bfin/c_pushpopmultiple_dp_pair.s
create mode 100644 sim/testsuite/sim/bfin/c_pushpopmultiple_dreg.s
create mode 100644 sim/testsuite/sim/bfin/c_pushpopmultiple_preg.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_acc_acc.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dag_lz_dep.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dr_acc_acc.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dr_dep_nostall.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dr_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dr_imlb.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_dr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_imlb_dep_nostall.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_imlb_dep_stall.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_imlb_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_imlb_imlb.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_imlb_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_pr_dep_nostall.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_pr_dep_stall.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_pr_dr.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_pr_imlb.s
create mode 100644 sim/testsuite/sim/bfin/c_regmv_pr_pr.s
create mode 100644 sim/testsuite/sim/bfin/c_seq_ac_raise_mv.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ac_raise_mv_ppop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ac_regmv_pushpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_dec_raise_pushpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_brcc_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_call_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_j_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_raise_brcc_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_raise_call_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex1_raise_j_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex2_brcc_mp_mv_pop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex2_mmr_mvpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex2_mmrj_mvpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex2_raise_mmr_mvpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex2_raise_mmrj_mvpop.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex3_ls_brcc_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex3_ls_mmr_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex3_ls_mmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_ex3_raise_ls_mmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_wb_cs_lsmmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_wb_raisecs_lsmmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_wb_rti_lsmmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_wb_rtn_lsmmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_seq_wb_rtx_lsmmrj_mvp.S
create mode 100644 sim/testsuite/sim/bfin/c_ujump.s
create mode 100644 sim/testsuite/sim/bfin/cc-alu.S
create mode 100644 sim/testsuite/sim/bfin/cc-astat-bits.s
create mode 100644 sim/testsuite/sim/bfin/cc0.s
create mode 100644 sim/testsuite/sim/bfin/cc1.s
create mode 100644 sim/testsuite/sim/bfin/cc5.S
create mode 100644 sim/testsuite/sim/bfin/cec-exact-exception.S
create mode 100644 sim/testsuite/sim/bfin/cec-ifetch.S
create mode 100644 sim/testsuite/sim/bfin/cec-multi-pending.S
create mode 100644 sim/testsuite/sim/bfin/cec-no-snen-reti.S
create mode 100644 sim/testsuite/sim/bfin/cec-non-operating-env.s
create mode 100644 sim/testsuite/sim/bfin/cec-raise-reti.S
create mode 100644 sim/testsuite/sim/bfin/cec-snen-reti.S
create mode 100644 sim/testsuite/sim/bfin/cec-syscfg-ssstep.S
create mode 100644 sim/testsuite/sim/bfin/cec-system-call.S
create mode 100644 sim/testsuite/sim/bfin/cir.s
create mode 100644 sim/testsuite/sim/bfin/cir1.s
create mode 100644 sim/testsuite/sim/bfin/cli-sti.s
create mode 100644 sim/testsuite/sim/bfin/cmpacc.s
create mode 100644 sim/testsuite/sim/bfin/cmpdreg.S
create mode 100644 sim/testsuite/sim/bfin/compare.s
create mode 100644 sim/testsuite/sim/bfin/conv_enc_gen.s
create mode 100644 sim/testsuite/sim/bfin/cycles.s
create mode 100644 sim/testsuite/sim/bfin/d0.s
create mode 100644 sim/testsuite/sim/bfin/d1.s
create mode 100644 sim/testsuite/sim/bfin/d2.s
create mode 100644 sim/testsuite/sim/bfin/dbg_brprd_ntkn_src_kill.S
create mode 100644 sim/testsuite/sim/bfin/dbg_brtkn_nprd_src_kill.S
create mode 100644 sim/testsuite/sim/bfin/dbg_jmp_src_kill.S
create mode 100644 sim/testsuite/sim/bfin/dbg_tr_basic.S
create mode 100644 sim/testsuite/sim/bfin/dbg_tr_simplejp.S
create mode 100644 sim/testsuite/sim/bfin/dbg_tr_tbuf0.S
create mode 100644 sim/testsuite/sim/bfin/dbg_tr_umode.S
create mode 100644 sim/testsuite/sim/bfin/disalnexcpt_implicit.S
create mode 100644 sim/testsuite/sim/bfin/div0.s
create mode 100644 sim/testsuite/sim/bfin/divq.s
create mode 100644 sim/testsuite/sim/bfin/dotproduct.s
create mode 100644 sim/testsuite/sim/bfin/dotproduct2.s
create mode 100644 sim/testsuite/sim/bfin/double_prec_mult.s
create mode 100644 sim/testsuite/sim/bfin/dsp_a4.s
create mode 100644 sim/testsuite/sim/bfin/dsp_a7.s
create mode 100644 sim/testsuite/sim/bfin/dsp_a8.s
create mode 100644 sim/testsuite/sim/bfin/dsp_d0.s
create mode 100644 sim/testsuite/sim/bfin/dsp_d1.s
create mode 100644 sim/testsuite/sim/bfin/dsp_neg.S
create mode 100644 sim/testsuite/sim/bfin/dsp_s1.s
create mode 100644 sim/testsuite/sim/bfin/e0.s
create mode 100644 sim/testsuite/sim/bfin/edn_snafu.s
create mode 100644 sim/testsuite/sim/bfin/eu_dsp32mac_s.s
create mode 100644 sim/testsuite/sim/bfin/events.s
create mode 100644 sim/testsuite/sim/bfin/f221.s
create mode 100644 sim/testsuite/sim/bfin/fact.s
create mode 100644 sim/testsuite/sim/bfin/fir.s
create mode 100644 sim/testsuite/sim/bfin/fsm.s
create mode 100644 sim/testsuite/sim/bfin/greg2.s
create mode 100644 sim/testsuite/sim/bfin/hwloop-bits.S
create mode 100644 sim/testsuite/sim/bfin/hwloop-branch-in.s
create mode 100644 sim/testsuite/sim/bfin/hwloop-branch-out.s
create mode 100644 sim/testsuite/sim/bfin/hwloop-lt-bits.s
create mode 100644 sim/testsuite/sim/bfin/hwloop-nested.s
create mode 100644 sim/testsuite/sim/bfin/i0.s
create mode 100644 sim/testsuite/sim/bfin/iir.s
create mode 100644 sim/testsuite/sim/bfin/issue103.s
create mode 100644 sim/testsuite/sim/bfin/issue109.s
create mode 100644 sim/testsuite/sim/bfin/issue112.s
create mode 100644 sim/testsuite/sim/bfin/issue113.s
create mode 100644 sim/testsuite/sim/bfin/issue117.s
create mode 100644 sim/testsuite/sim/bfin/issue118.s
create mode 100644 sim/testsuite/sim/bfin/issue119.s
create mode 100644 sim/testsuite/sim/bfin/issue121.s
create mode 100644 sim/testsuite/sim/bfin/issue123.s
create mode 100644 sim/testsuite/sim/bfin/issue124.s
create mode 100644 sim/testsuite/sim/bfin/issue125.s
create mode 100644 sim/testsuite/sim/bfin/issue126.s
create mode 100644 sim/testsuite/sim/bfin/issue127.s
create mode 100644 sim/testsuite/sim/bfin/issue129.s
create mode 100644 sim/testsuite/sim/bfin/issue139.S
create mode 100644 sim/testsuite/sim/bfin/issue140.S
create mode 100644 sim/testsuite/sim/bfin/issue142.s
create mode 100644 sim/testsuite/sim/bfin/issue144.s
create mode 100644 sim/testsuite/sim/bfin/issue146.S
create mode 100644 sim/testsuite/sim/bfin/issue175.s
create mode 100644 sim/testsuite/sim/bfin/issue205.s
create mode 100644 sim/testsuite/sim/bfin/issue257.s
create mode 100644 sim/testsuite/sim/bfin/issue272.S
create mode 100644 sim/testsuite/sim/bfin/issue83.s
create mode 100644 sim/testsuite/sim/bfin/issue89.s
create mode 100644 sim/testsuite/sim/bfin/l0.s
create mode 100644 sim/testsuite/sim/bfin/l0shift.s
create mode 100644 sim/testsuite/sim/bfin/l2_loop.s
create mode 100644 sim/testsuite/sim/bfin/link-2.s
create mode 100644 sim/testsuite/sim/bfin/link.s
create mode 100644 sim/testsuite/sim/bfin/lmu_cplb_multiple0.S
create mode 100644 sim/testsuite/sim/bfin/lmu_cplb_multiple1.S
create mode 100644 sim/testsuite/sim/bfin/lmu_excpt_align.S
create mode 100644 sim/testsuite/sim/bfin/lmu_excpt_default.S
create mode 100644 sim/testsuite/sim/bfin/lmu_excpt_illaddr.S
create mode 100644 sim/testsuite/sim/bfin/lmu_excpt_prot0.S
create mode 100644 sim/testsuite/sim/bfin/lmu_excpt_prot1.S
create mode 100644 sim/testsuite/sim/bfin/load.s
create mode 100644 sim/testsuite/sim/bfin/logic.s
create mode 100644 sim/testsuite/sim/bfin/loop_snafu.s
create mode 100644 sim/testsuite/sim/bfin/loop_strncpy.s
create mode 100644 sim/testsuite/sim/bfin/lp0.s
create mode 100644 sim/testsuite/sim/bfin/lp1.s
create mode 100644 sim/testsuite/sim/bfin/lsetup.s
create mode 100644 sim/testsuite/sim/bfin/m0boundary.s
create mode 100644 sim/testsuite/sim/bfin/m1.S
create mode 100644 sim/testsuite/sim/bfin/m10.s
create mode 100644 sim/testsuite/sim/bfin/m11.s
create mode 100644 sim/testsuite/sim/bfin/m12.s
create mode 100644 sim/testsuite/sim/bfin/m13.s
create mode 100644 sim/testsuite/sim/bfin/m14.s
create mode 100644 sim/testsuite/sim/bfin/m15.s
create mode 100644 sim/testsuite/sim/bfin/m16.s
create mode 100644 sim/testsuite/sim/bfin/m17.s
create mode 100644 sim/testsuite/sim/bfin/m2.s
create mode 100644 sim/testsuite/sim/bfin/m3.s
create mode 100644 sim/testsuite/sim/bfin/m4.s
create mode 100644 sim/testsuite/sim/bfin/m5.s
create mode 100644 sim/testsuite/sim/bfin/m6.s
create mode 100644 sim/testsuite/sim/bfin/m7.s
create mode 100644 sim/testsuite/sim/bfin/m8.s
create mode 100644 sim/testsuite/sim/bfin/m9.s
create mode 100644 sim/testsuite/sim/bfin/mac2halfreg.S
create mode 100644 sim/testsuite/sim/bfin/math.s
create mode 100644 sim/testsuite/sim/bfin/max_min_flags.s
create mode 100644 sim/testsuite/sim/bfin/mc_s2.s
create mode 100644 sim/testsuite/sim/bfin/mdma-32bit-1d-neg-count.c
create mode 100644 sim/testsuite/sim/bfin/mdma-32bit-1d.c
create mode 100644 sim/testsuite/sim/bfin/mdma-8bit-1d-neg-count.c
create mode 100644 sim/testsuite/sim/bfin/mdma-8bit-1d.c
create mode 100644 sim/testsuite/sim/bfin/mdma-skel.h
create mode 100644 sim/testsuite/sim/bfin/mem3.s
create mode 100644 sim/testsuite/sim/bfin/mmr-exception.s
create mode 100644 sim/testsuite/sim/bfin/move.s
create mode 100644 sim/testsuite/sim/bfin/msa_acp_5.10.S
create mode 100644 sim/testsuite/sim/bfin/msa_acp_5.12_1.S
create mode 100644 sim/testsuite/sim/bfin/msa_acp_5.12_2.S
create mode 100644 sim/testsuite/sim/bfin/msa_acp_5_10.s
create mode 100644 sim/testsuite/sim/bfin/mult.s
create mode 100644 sim/testsuite/sim/bfin/neg-2.S
create mode 100644 sim/testsuite/sim/bfin/neg-3.S
create mode 100644 sim/testsuite/sim/bfin/neg.S
create mode 100644 sim/testsuite/sim/bfin/nshift.s
create mode 100644 sim/testsuite/sim/bfin/pr.s
create mode 100644 sim/testsuite/sim/bfin/push-pop-multiple.s
create mode 100644 sim/testsuite/sim/bfin/push-pop.s
create mode 100644 sim/testsuite/sim/bfin/pushpopreg_1.s
create mode 100644 sim/testsuite/sim/bfin/quadaddsub.s
create mode 100644 sim/testsuite/sim/bfin/random_0001.s
create mode 100644 sim/testsuite/sim/bfin/random_0002.S
create mode 100644 sim/testsuite/sim/bfin/random_0003.S
create mode 100644 sim/testsuite/sim/bfin/random_0004.S
create mode 100644 sim/testsuite/sim/bfin/random_0005.S
create mode 100644 sim/testsuite/sim/bfin/random_0006.S
create mode 100644 sim/testsuite/sim/bfin/random_0007.S
create mode 100644 sim/testsuite/sim/bfin/random_0008.S
create mode 100644 sim/testsuite/sim/bfin/random_0009.S
create mode 100644 sim/testsuite/sim/bfin/random_0010.S
create mode 100644 sim/testsuite/sim/bfin/random_0011.S
create mode 100644 sim/testsuite/sim/bfin/random_0012.S
create mode 100644 sim/testsuite/sim/bfin/random_0013.S
create mode 100644 sim/testsuite/sim/bfin/random_0019.S
create mode 100644 sim/testsuite/sim/bfin/random_0020.S
create mode 100644 sim/testsuite/sim/bfin/random_0021.S
create mode 100644 sim/testsuite/sim/bfin/random_0022.S
create mode 100644 sim/testsuite/sim/bfin/random_0023.S
create mode 100644 sim/testsuite/sim/bfin/random_0024.S
create mode 100644 sim/testsuite/sim/bfin/random_0026.S
create mode 100644 sim/testsuite/sim/bfin/random_0027.S
create mode 100644 sim/testsuite/sim/bfin/random_0028.S
create mode 100644 sim/testsuite/sim/bfin/random_0029.S
create mode 100644 sim/testsuite/sim/bfin/random_0030.S
create mode 100644 sim/testsuite/sim/bfin/random_0031.S
create mode 100644 sim/testsuite/sim/bfin/random_0032.S
create mode 100644 sim/testsuite/sim/bfin/random_0033.S
create mode 100644 sim/testsuite/sim/bfin/random_0034.S
create mode 100644 sim/testsuite/sim/bfin/random_0035.S
create mode 100644 sim/testsuite/sim/bfin/run-tests.sh
create mode 100644 sim/testsuite/sim/bfin/s0.s
create mode 100644 sim/testsuite/sim/bfin/s1.s
create mode 100644 sim/testsuite/sim/bfin/s10.s
create mode 100644 sim/testsuite/sim/bfin/s11.s
create mode 100644 sim/testsuite/sim/bfin/s12.s
create mode 100644 sim/testsuite/sim/bfin/s13.s
create mode 100644 sim/testsuite/sim/bfin/s14.s
create mode 100644 sim/testsuite/sim/bfin/s15.s
create mode 100644 sim/testsuite/sim/bfin/s16.s
create mode 100644 sim/testsuite/sim/bfin/s17.s
create mode 100644 sim/testsuite/sim/bfin/s18.s
create mode 100644 sim/testsuite/sim/bfin/s19.s
create mode 100644 sim/testsuite/sim/bfin/s2.s
create mode 100644 sim/testsuite/sim/bfin/s20.s
create mode 100644 sim/testsuite/sim/bfin/s21.s
create mode 100644 sim/testsuite/sim/bfin/s3.s
create mode 100644 sim/testsuite/sim/bfin/s30.s
create mode 100644 sim/testsuite/sim/bfin/s4.s
create mode 100644 sim/testsuite/sim/bfin/s5.s
create mode 100644 sim/testsuite/sim/bfin/s6.s
create mode 100644 sim/testsuite/sim/bfin/s7.s
create mode 100644 sim/testsuite/sim/bfin/s8.s
create mode 100644 sim/testsuite/sim/bfin/s9.s
create mode 100644 sim/testsuite/sim/bfin/saatest.s
create mode 100644 sim/testsuite/sim/bfin/se_all16bitopcodes.S
create mode 100644 sim/testsuite/sim/bfin/se_all32bitopcodes.S
create mode 100644 sim/testsuite/sim/bfin/se_all32bitopcodes.lds
create mode 100644 sim/testsuite/sim/bfin/se_brtarget_stall.S
create mode 100644 sim/testsuite/sim/bfin/se_bug_ui.S
create mode 100644 sim/testsuite/sim/bfin/se_bug_ui2.S
create mode 100644 sim/testsuite/sim/bfin/se_bug_ui3.S
create mode 100644 sim/testsuite/sim/bfin/se_cc2stat_haz.S
create mode 100644 sim/testsuite/sim/bfin/se_cc_kill.S
create mode 100644 sim/testsuite/sim/bfin/se_cof.S
create mode 100644 sim/testsuite/sim/bfin/se_event_quad.S
create mode 100644 sim/testsuite/sim/bfin/se_excpt_dagprotviol.S
create mode 100644 sim/testsuite/sim/bfin/se_excpt_ifprotviol.S
create mode 100644 sim/testsuite/sim/bfin/se_excpt_ssstep.S
create mode 100644 sim/testsuite/sim/bfin/se_illegalcombination.S
create mode 100644 sim/testsuite/sim/bfin/se_kill_wbbr.S
create mode 100644 sim/testsuite/sim/bfin/se_kills2.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_disable.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_kill.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_kill_01.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_kill_dcr.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_kill_dcr_01.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_lr.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_mv2lb_stall.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_mv2lc.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_mv2lc_stall.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_mv2lt_stall.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_nest_ppm.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_nest_ppm_1.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_nest_ppm_2.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_ppm.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_ppm_1.S
create mode 100644 sim/testsuite/sim/bfin/se_loop_ppm_int.S
create mode 100644 sim/testsuite/sim/bfin/se_lsetup_kill.S
create mode 100644 sim/testsuite/sim/bfin/se_misaligned_fetch.S
create mode 100644 sim/testsuite/sim/bfin/se_more_ret_haz.S
create mode 100644 sim/testsuite/sim/bfin/se_mv2lp.S
create mode 100644 sim/testsuite/sim/bfin/se_oneins_zoff.S
create mode 100644 sim/testsuite/sim/bfin/se_popkill.S
create mode 100644 sim/testsuite/sim/bfin/se_regmv_usp_sysreg.S
create mode 100644 sim/testsuite/sim/bfin/se_rets_hazard.s
create mode 100644 sim/testsuite/sim/bfin/se_rts_rti.S
create mode 100644 sim/testsuite/sim/bfin/se_ssstep_dagprotviol.S
create mode 100644 sim/testsuite/sim/bfin/se_ssync.S
create mode 100644 sim/testsuite/sim/bfin/se_stall_if2.S
create mode 100644 sim/testsuite/sim/bfin/se_undefinedinstruction1.S
create mode 100644 sim/testsuite/sim/bfin/se_undefinedinstruction2.S
create mode 100644 sim/testsuite/sim/bfin/se_undefinedinstruction3.S
create mode 100644 sim/testsuite/sim/bfin/se_undefinedinstruction4.S
create mode 100644 sim/testsuite/sim/bfin/se_usermode_protviol.S
create mode 100644 sim/testsuite/sim/bfin/seqstat.s
create mode 100644 sim/testsuite/sim/bfin/sign.s
create mode 100644 sim/testsuite/sim/bfin/simple0.s
create mode 100644 sim/testsuite/sim/bfin/sri.s
create mode 100644 sim/testsuite/sim/bfin/stk.s
create mode 100644 sim/testsuite/sim/bfin/stk2.s
create mode 100644 sim/testsuite/sim/bfin/stk3.s
create mode 100644 sim/testsuite/sim/bfin/stk4.s
create mode 100644 sim/testsuite/sim/bfin/stk5.s
create mode 100644 sim/testsuite/sim/bfin/stk6.s
create mode 100644 sim/testsuite/sim/bfin/syscfg.s
create mode 100644 sim/testsuite/sim/bfin/tar10622.s
create mode 100644 sim/testsuite/sim/bfin/test-dma.h
create mode 100644 sim/testsuite/sim/bfin/test.h
create mode 100644 sim/testsuite/sim/bfin/testset.s
create mode 100644 sim/testsuite/sim/bfin/testset2.s
create mode 100644 sim/testsuite/sim/bfin/testutils.inc
create mode 100644 sim/testsuite/sim/bfin/unlink.S
create mode 100644 sim/testsuite/sim/bfin/up0.s
create mode 100644 sim/testsuite/sim/bfin/usp.S
create mode 100644 sim/testsuite/sim/bfin/vec-abs-2.S
create mode 100644 sim/testsuite/sim/bfin/vec-abs-3.S
create mode 100644 sim/testsuite/sim/bfin/vec-abs.S
create mode 100644 sim/testsuite/sim/bfin/vec-neg-2.S
create mode 100644 sim/testsuite/sim/bfin/vec-neg-3.S
create mode 100644 sim/testsuite/sim/bfin/vec-neg.S
create mode 100644 sim/testsuite/sim/bfin/vecadd.s
create mode 100644 sim/testsuite/sim/bfin/vit_max.s
create mode 100644 sim/testsuite/sim/bfin/viterbi2.s
create mode 100644 sim/testsuite/sim/bfin/wtf.s
create mode 100644 sim/testsuite/sim/bfin/x1.s
create mode 100644 sim/testsuite/sim/bfin/zcall.s
create mode 100644 sim/testsuite/sim/bfin/zeroflagrnd.s
First 500 lines of diff:
diff --git a/ChangeLog b/ChangeLog
index 028f718..8e96373 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,3 +1,20 @@
+2011-07-07 Rainer Orth <ro@CeBiTec.Uni-Bielefeld.DE>
+
+ PR target/39150
+ * configure.ac (i[3456789]86-*-solaris2*): Also accept
+ x86_64-*-solaris2.1[0-9]*.
+ * configure: Regenerate.
+
+2011-06-13 Walter Lee <walt@tilera.com>
+
+ * configure.ac (tilepro-*-*) New case.
+ (tilegx-*-*): Likewise.
+ * configure: Regenerate.
+
+2011-06-06 Nick Clifton <nickc@redhat.com>
+
+ * config.sub: Sync from upstream.
+
2011-05-08 Doug Kwan <dougkwan@google.com>
Merge from gcc:
diff --git a/bfd/ChangeLog b/bfd/ChangeLog
index 02b47d4..be2cea2 100644
--- a/bfd/ChangeLog
+++ b/bfd/ChangeLog
@@ -1,3 +1,759 @@
+2011-07-12 Nick Clifton <nickc@redhat.com>
+
+ * elf32-arm.c (elf32_arm_section_flags): Delete.
+ (elf_backend_section_flags): Remove.
+
+2011-07-11 H.J. Lu <hongjiu.lu@intel.com>
+
+ PR ld/12982
+ * elflink.c (bfd_elf_size_dynamic_sections): Also skip BFD_PLUGIN
+ when setting stack_flags.
+
+2011-07-11 Catherine Moore <clm@codesourcery.com>
+
+ * aout-adobe.c (aout_32_bfd_lookup_section_flags): New definition.
+ * aout-target.h (MY_bfd_lookup_section_flags): New definition.
+ * aout-tic30.c (MY_bfd_lookup_section_flags): New definition.
+ * bfd-in2.h: Regenerated.
+ * bfd.c (bfd_lookup_section_flags): New definition.
+ * binary.c (binary_bfd_lookup_section_flags): New definition.
+ * bout.c (b_out_bfd_lookup_section_flags): New definition.
+ * coff-alpha.c (_bfd_ecoff_bfd_lookup_section_flags): New definition.
+ * coff-mips.c (_bfd_ecoff_bfd_lookup_section_flags): New definition.
+ * coff-rs6000.c (rs6000coff_vec): Include
+ bfd_generic_lookup_section_flags.
+ (pmac_xcoff_vec): Likewise.
+ * coffcode.h (coff_bfd_lookup_section_flags): New definition.
+ * coff64-rs6000.c (rs6000coff64_vec): Include
+ bfd_generic_lookup_section_flags.
+ (aix5coff64_vec): Likewise.
+ * ecoff.c (bfd_debug_section): Initialize flag_info field.
+ * elf-bfd.h (elf_backend_lookup_section_flags_hook): Declare.
+ (bfd_elf_lookup_section_flags): Declare.
+ * elflink.c (bfd_elf_lookup_section_flags): New function.
+ * elfxx-target.h (bfd_elfNN_bfd_lookup_section_flags): Define.
+ (elf_backend_lookup_section_flags_hook): Define.
+ (elf_backend_data): Add elf_backend_lookup_section_flags_hook.
+ * i386msdos.c (msdos_bfd_lookup_section_flags): New define.
+ * i386os9k.c (os9k_bfd_lookup_section_flags): New define.
+ * ieee.c (ieee_bfd_lookup_section_flags): New define.
+ * ihex.c (ihex_bfd_lookup_section_flags): New define.
+ * libbfd-in.h (_bfd_nolink_bfd_lookup_section_flags): Declare.
+ (bfd_generic_lookup_section_flags): Declare.
+ * libbfd.h: Regenerated.
+ * mach-o-target.c (bfd_mach_o_bfd_lookup_section_flags): New.
+ * mmo.c (mmo_bfd_lookup_section_flags): New definition.
+ * nlm-target.h (nlm_bfd_lookup_section_flags): New definition.
+ * oasys.c (oasys_bfd_lookup_section_flags): New definition.
+ * pef.c (bfd_pef_bfd_lookup_section_flags): New definition.
+ * plugin.c (bfd_plugin_bfd_lookup_section_flags): New definition.
+ * ppcboot.c (ppcboot_bfd_lookup_section_flags): New definition.
+ * reloc.c (bfd_generic_lookup_section_flags): New function.
+ * som.c (som_bfd_lookup_section_flags): New definition.
+ * srec.c (srec_bfd_lookup_section_flags): New definition.
+ * targets.c (flag_info): Declare.
+ (NAME##_bfd_lookup_section_flags): Add to LINK jump table.
+ (_bfd_lookup_section_flags): New.
+ * tekhex.c (tekhex_bfd_lookup_section_flags): New definition.
+ * versados.c (versados_bfd_lookup_section_flags): New definition.
+ * vms-alpha.c (alpha_vms_bfd_lookup_section_flag): New definition.
+ * xsym.c (bfd_sym_bfd_lookup_section_flags): New definition.
+
+2011-07-11 H.J. Lu <hongjiu.lu@intel.com>
+
+ PR ld/12978
+ * elfnn-ia64.c (count_dyn_reloc): Fix a typo.
+
+2011-07-09 Alan Modra <amodra@gmail.com>
+
+ PR ld/12942
+ * elflink.c (elf_link_add_object_symbols): Use elf_discarded_section
+ rather than kept_section to determine whether a symbol is from
+ a discarded section.
+ * cofflink.c (coff_link_add_symbols): Make symbols from discarded
+ sections appear undefined.
+
+2011-07-09 H.J. Lu <hongjiu.lu@intel.com>
+
+ PR ld/12942
+ * elf-bfd.h (_bfd_elf_section_already_linked): Replace
+ "asection *" with "struct already_linked *".
+ * libbfd-in.h (_bfd_nolink_section_already_linked): Likewise.
+ (_bfd_generic_section_already_linked): Likewise.
+ (bfd_section_already_linked_table_insert): Likewise.
+ (struct already_linked): New.
+ (struct bfd_section_already_linked): Use it.
+ * elflink.c (_bfd_elf_section_already_linked): Replace.
+ "asection *" with "struct already_linked *". Replace the plugin
+ dummy with the LTO output.
+ * linker.c (_bfd_generic_section_already_linked): Likewise.
+ * targets.c (struct already_linked): Add forward declaration.
+ (bfd_target): Replace "struct bfd_section *" with
+ "struct already_linked *" in _section_already_linked.
+ * bfd-in2.h: Regenerate.
+ * libbfd.h: Regenerate.
+
+2011-07-06 Tristan Gingold <gingold@adacore.com>
+
+ * mach-o.h: Move loader related definitions to
+ include/mach-o/loader.h. Include it.
+
+2011-07-05 H.J. Lu <hongjiu.lu@intel.com>
+
+ * elf64-x86-64.c (elf_backend_post_process_headers): Always
+ define to _bfd_elf_set_osabi.
+
+2011-07-03 Samuel Thibault <samuel.thibault@gnu.org>
+ Thomas Schwinge <thomas@schwinge.name>
+
+ PR binutils/12913
+ * elf.c (_bfd_elf_set_osabi): Use ELFOSABI_GNU name instead of
+ ELFOSABI_LINUX alias.
+ * elf32-hppa.c: Likewise.
+ * elf32-i370.c: Likewise.
+ * elf64-hppa.c: Likewise.
+
+2011-07-01 Ian Lance Taylor <iant@google.com>
+
+ * elf32-i386.c (elf_i386_eh_frame_plt): Correct expression: change
+ DW_OP_lit3 to DW_OP_lit2.
+
+2011-07-01 Alan Modra <amodra@gmail.com>
+
+ * elf32-ppc.c (ppc_elf_copy_indirect_symbol): Don't look at
+ dyn relocs when called to copy flags for a weak sym.
+ * elf64-ppc.c (ppc64_elf_copy_indirect_symbol): Likewise.
+ (ppc64_elf_merge_private_bfd_data): Delete.
+ (bfd_elf64_bfd_merge_private_bfd_data): Define as
+ _bfd_generic_verify_endian_match.
+
+2011-06-30 Bernd Schmidt <bernds@codesourcery.com>
+
+ * bfd/elf32-tic6x.c (elf32_tic6x_set_osabi): Also set it if
+ link_info is NULL.
+
+2011-06-28 Tristan Gingold <gingold@adacore.com>
+
+ * vms-alpha.c (vms_private_data_struct): Make vms_linkage_index
+ unsigned int.
+ (_bfd_vms_write_etir): Write linkage index from reloc.
+
+2011-06-28 Fawzi Mohamed <fawzi.mohamed@nokia.com>
+
+ * mach-o.c (bfd_mach_o_read_command): Also ignore
+ BFD_MACH_O_LC_ROUTINES_64.
+
+2011-06-27 Tristan Gingold <gingold@adacore.com>
+
+ * vms-alpha.c (_bfd_vms_write_etir): Use 'section' to get current
+ section target index.
+
+2011-06-27 Nick Clifton <nickc@redhat.com>
+
+ * cisco-core.c (cisco_core_little_vec): Add initialization of
+ match_priority field.
+
+2011-06-27 Tristan Gingold <gingold@adacore.com>
+
+ * cache.c: Include bfd_stdint.h.
+ (cache_bmmap): Change profile. Return region start and size.
+ * bfdio.c (struct bfd_iovec): Change bmmap profile.
+ (bfd_mmap): Change profile and adjust. Update comment.
+ (memory_bmmap): Change profile.
+ * opncls.c (opncls_bmmap): Change profile.
+ * vms-lib.c (vms_lib_bmmap): Likewise.
+ * libbfd.h: Regenerate.
+ * bfd-in2.h: Regenerate.
+
+2011-06-27 Tristan Gingold <gingold@adacore.com>
+
+ * vms-misc.c (vms_time_to_time_t): Adjust overflow detection.
+ Add comment.
+
+2011-06-25 H.J. Lu <hongjiu.lu@intel.com>
+
+ * elf64-x86-64.c (elf_backend_post_process_headers): Don't
+ define for FreeBSD/x86-64 nor FreeBSD/L1OM. Define for L1OM.
+
+2011-06-25 Jan Kratochvil <jan.kratochvil@redhat.com>
+
+ * elf64-x86-64.c (elf_x86_64_link_hash_table_create): Initialize
+ PLT_EH_FRAME.
+ * elf32-i386.c (elf_i386_link_hash_table): Likewise.
+
+2011-06-24 Richard Henderson <rth@redhat.com>
+
+ PR ld/12928
+ * elf64-alpha.c (elf64_alpha_relax_tls_get_addr): Recover the
+ tlsgd insn before swapping adjacent insns.
+
+2011-06-24 Tristan Gingold <gingold@adacore.com>
+
+ * vms-alpha.c (alpha_vms_slurp_relocs): Add a guard for relocs in the
+ absolute section.
+
+2011-06-24 Alan Modra <amodra@gmail.com>
+
+ PR ld/12921
+ * elf.c (assign_file_positions_for_load_sections): Don't align
+ sh_offset for all SHT_NOBITS sections here, just .tbss sections
+ that don't get a PT_LOAD.
+
+2011-06-22 Kaz Kojima <kkojima@rr.iij4u.or.jp>
+
+ * elf32-sh.c (sh_elf_relocate_section): Allow R_SH_TLS_LE_32 for PIE.
+ (sh_elf_check_relocs): Likewise.
+
+2011-06-22 Richard Henderson <rth@redhat.com>
+
+ * elf64-alpha.c (elf64_alpha_check_relocs): No dynamic reloc for
+ TPREL in a PIE image.
+ (alpha_dynamic_entries_for_reloc): Likewise.
+ (elf64_alpha_relocate_section): Allow TPREL in PIE images.
+ (elf64_alpha_relax_got_load): Likewise.
+
+2011-06-22 Ramana Radhakrishnan <ramana.radhakrishnan@linaro.org>
+
+ * elf32-arm.c (elf32_arm_final_link_relocate): Allow R_ARM_TLS_LE32
+ for PIE.
+
+2011-06-22 Alan Modra <amodra@gmail.com>
+
+ * elflink.c (_bfd_elf_merge_symbol): Allow type changes for
+ plugin symbols. Fix segfault on linker scrip defined syms.
+
+2011-06-20 Jakub Jelinek <jakub@redhat.com>
+
+ PR ld/12570
+ * elf-eh-frame.c (_bfd_elf_parse_eh_frame): Allow no relocations
+ at all for linker created .eh_frame sections.
+ (_bfd_elf_discard_section_eh_frame): Handle linker created
+ .eh_frame sections with no relocations.
+ * elf64-x86-64.c: Include dwarf2.h.
+ (elf_x86_64_eh_frame_plt): New variable.
+ (PLT_CIE_LENGTH, PLT_FDE_LENGTH, PLT_FDE_START_OFFSET,
+ PLT_FDE_LEN_OFFSET): Define.
+ (struct elf_x86_64_link_hash_table): Add plt_eh_frame field.
+ (elf_x86_64_create_dynamic_sections): Create and fill in
+ .eh_frame section for .plt section.
+ (elf_x86_64_size_dynamic_sections): Write .plt section size
+ into .eh_frame FDE covering .plt section.
+ (elf_x86_64_finish_dynamic_sections): Write .plt section
+ start into .eh_frame FDE covering .plt section. Call
+ _bfd_elf_write_section_eh_frame on htab->plt_eh_frame section.
+ (elf_backend_plt_alignment): Define to 4.
+ * elf32-i386.c: Include dwarf2.h.
+ (elf_i386_eh_frame_plt): New variable.
+ (PLT_CIE_LENGTH, PLT_FDE_LENGTH, PLT_FDE_START_OFFSET,
+ PLT_FDE_LEN_OFFSET): Define.
+ (struct elf_i386_link_hash_table): Add plt_eh_frame field.
+ (elf_i386_create_dynamic_sections): Create and fill in
+ .eh_frame section for .plt section.
+ (elf_i386_size_dynamic_sections): Write .plt section size
+ into .eh_frame FDE covering .plt section.
+ (elf_i386_finish_dynamic_sections): Write .plt section
+ start into .eh_frame FDE covering .plt section. Call
+ _bfd_elf_write_section_eh_frame on htab->plt_eh_frame section.
+ (elf_backend_plt_alignment): Define to 4.
+
+2011-06-19 H.J. Lu <hongjiu.lu@intel.com>
+
+ * elf64-x86-64.c (elf_backend_post_process_headers): Defined
+ for x32.
+
+2011-06-16 H.J. Lu <hongjiu.lu@intel.com>
+
+ * elf64-x86-64.c: Include <stdarg.h> and CORE_HEADER if
+ CORE_HEADER is defined.
+ (elf_x86_64_write_core_note): New.
+ (elf_backend_write_core_note): Likewise.
+
+ * hosts/x86-64linux.h (uint64_t): New.
+ (user_regsx32_struct): Likewise.
+ (elf_gregx32_t): Likewise.
+ (ELF_NGREGX32): Likewise.
+ (elf_gregsetx32_t): Likewise.
+ (elf_prstatusx32): Likewise.
+ (prstatusx32_t): Likewise.
+ (user_fpregs32_struct): Removed.
+ (user_fpxregs32_struct): Likewise.
+ (user32): Likewise.
+ (elf_fpregset32_t): Likewise.
+ (elf_fpxregset32_t): Likewise.
+ (prgregset32_t): Likewise.
+ (prfpregset32_t): Likewise.
+
+2011-06-16 H.J. Lu <hongjiu.lu@intel.com>
+
+ * elf64-x86-64.c (elf_x86_64_grok_prstatus): Support x32.
+ (elf_x86_64_grok_psinfo): Likewise.
+
+2011-06-16 Nick Clifton <nickc@redhat.com>
+
+ * elf.c (elf_find_function): Fail if not provided with a symbol
+ table.
+
+2011-06-15 Ulrich Weigand <ulrich.weigand@linaro.org>
+
+ * elf-bfd.h (elfcore_write_arm_vfp): Add prototype.
+ * elf.c (elfcore_grok_arm_vfp): New function.
+ (elfcore_grok_note): Call it to handle NT_ARM_VFP notes.
+ (elfcore_write_arm_vfp): New function.
+ (elfcore_write_register_note): Call it to handle .reg-arm-vfp.
+
+2011-06-14 Richard Henderson <rth@redhat.com>
+
+ * elf64-alpha.c (elf64_alpha_copy_indirect_symbol): Rename from
+ elf64_alpha_merge_ind_symbols; adjust for the generic interface.
+ (elf64_alpha_always_size_sections): Don't call
+ elf64_alpha_merge_ind_symbols.
+ (elf_backend_copy_indirect_symbol): New.
+
+2011-06-14 Alan Modra <amodra@gmail.com>
+
+ PR ld/12887
+ * elf-eh-frame.c (_bfd_elf_parse_eh_frame): Check sec_info_type
+ before doing anything.
+ (_bfd_elf_discard_section_eh_frame): Likewise.
+
+2011-06-14 Alan Modra <amodra@gmail.com>
+
+ * Makefile.am: Formatting.
+ * Makefile.in: Regenerate.
+ * configure.in (bfd_elf64_tilegx_vec): Add elfxx-tilegx.lo.
+ * po/SRC-POTFILES.in: Regnerate.
+
+2011-06-14 Alan Modra <amodra@gmail.com>
+
+ * elf32-tilepro.c (tilepro_elf_size_dynamic_sections): Don't use PTR.
+ (allocate_dynrelocs, readonly_dynrelocs): Replace PTR with void *.
+ Don't handle warning symbols here.
+ * elfxx-tilegx.c (tilegx_elf_size_dynamic_sections): As above.
+ (allocate_dynrelocs, readonly_dynrelocs): As above.
+
+2011-06-14 Alan Modra <amodra@gmail.com>
+
+ PR ld/12851
+ * elflink.c (_bfd_elf_gc_mark_extra_sections): New function.
+ (elf_gc_sweep): Don't treat debug and sections like .comment
+ specially here.
+ (bfd_elf_gc_sections): Treat note sections as gc roots only when
+ not part of a group. Always call gc_mark_extra_sections.
+ * elf-bfd.h (_bfd_elf_gc_mark_extra_sections): Declare.
+ * elfxx-target.h (elf_backend_gc_mark_extra_sections): Default to
+ _bfd_elf_gc_mark_extra_sections.
+ * elf32-arm.c (elf32_arm_gc_mark_extra_sections): Call
+ _bfd_elf_gc_mark_extra_sections.
+ * elf32-tic6x.c (elf32_tic6x_gc_mark_extra_sections): Likewise.
+
+2011-06-13 Nick Clifton <nickc@redhat.com>
+
+ * elf32-tilepro.c (tilepro_elf_check_relocs): Delete unused local
+ variable 'local_got_offsets'.
+ * elfxx-tilegx.c (tilegx_elf_check_relocs): Likewise.
+ (tilegx_finish_dyn): Delete unused local variable 'abi_64_p'.
+
+2011-06-13 Walter Lee <walt@tilera.com>
+
+ * Makefile.am (ALL_MACHINES): Add cpu-tilegx.lo and cpu-tilepro.lo.
+ (ALL_MACHINE_CFILES): Add cpu-tilegx.c and cpu-tilepro.c.
+ (BFD32_BACKENDS): Add elf32-tilegx.lo, elf32-tilepro.lo,
+ and elfxx-tilegx.lo.
+ (BFD32_BACKENDS_CFILES): Add elf32-tilegx.c elf32-tilepro.c, and
+ elfxx-tilegx.c.
+ (BFD64_BACKENDS): Add elf64-tilegx.lo.
+ (BFD64_BACKENDS_CFILES): Add elf64-tilegx.c.
+ * Makefile.in: Regenerate.
+ * arctures.c (bfd_architecture): Define bfd_arch_tilepro,
+ bfd_arch_tilegx, bfd_mach_tilepro, bfd_mach_tilegx.
+ (bfd_arch_info): Add bfd_tilegx_arch, bfd_tilepro_arch.
+ (bfd_archures_list): Add bfd_tilegx_arch, bfd_tilepro_arch.
+ bfd-in2.h: Regenerate.
+ * config.bfd: Handle tilegx-*-* and tilepro-*-*.
+ * configure.in: Handle bfd_elf32_tilegx_vec, bfd_elf32_tilepro_vec,
+ and bfd_elf64_tilegx_vec.
+ * configure: Regenerate.
+ * elf-bfd.h (enum elf_target_id): Define TILEGX_ELF_DATA and
+ TILEPRO_ELF_DATA.
+ * libbfd.h: Regenerate.
+ * reloc.c: Add BFD_RELOC_TILEPRO_{COPY, GLOB_DAT, JMP_SLOT,
+ RELATIVE, BROFF_X1, JOFFLONG_X1, JOFFLONG_X1_PLT, IMM8_X0,
+ IMM8_Y0, IMM8_X1, IMM8_Y1, DEST_IMM8_X1, MT_IMM15_X1, MF_IMM15_X1,
+ IMM16_X0, IMM16_X1, IMM16_X0_LO, IMM16_X1_LO, IMM16_X0_HI,
+ IMM16_X1_HI, IMM16_X0_HA, IMM16_X1_HA, IMM16_X0_PCREL,
+ IMM16_X1_PCREL, IMM16_X0_LO_PCREL, IMM16_X1_LO_PCREL,
+ IMM16_X0_HI_PCREL, IMM16_X1_HI_PCREL, IMM16_X0_HA_PCREL,
+ IMM16_X1_HA_PCREL, IMM16_X0_GOT, IMM16_X1_GOT, IMM16_X0_GOT_LO,
+ IMM16_X1_GOT_LO, IMM16_X0_GOT_HI, IMM16_X1_GOT_HI,
+ IMM16_X0_GOT_HA, IMM16_X1_GOT_HA, MMSTART_X0, MMEND_X0,
+ MMSTART_X1, MMEND_X1, SHAMT_X0, SHAMT_X1, SHAMT_Y0, SHAMT_Y1,
+ IMM16_X0_TLS_GD, IMM16_X1_TLS_GD, IMM16_X0_TLS_GD_LO,
+ IMM16_X1_TLS_GD_LO, IMM16_X0_TLS_GD_HI, IMM16_X1_TLS_GD_HI,
+ IMM16_X0_TLS_GD_HA, IMM16_X1_TLS_GD_HA, IMM16_X0_TLS_IE,
+ IMM16_X1_TLS_IE, IMM16_X0_TLS_IE_LO, IMM16_X1_TLS_IE_LO,
+ IMM16_X0_TLS_IE_HI, IMM16_X1_TLS_IE_HI, IMM16_X0_TLS_IE_HA,
+ IMM16_X1_TLS_IE_HA, TLS_DTPMOD32, TLS_DTPOFF32, TLS_TPOFF32}
+ Add BFD_RELOC_TILEGX_{HW0, HW1, HW2, HW3, HW0_LAST, HW1_LAST,
+ HW2_LAST, COPY, GLOB_DAT, JMP_SLOT, RELATIVE, BROFF_X1,
+ JUMPOFF_X1, JUMPOFF_X1_PLT, IMM8_X0, IMM8_Y0, IMM8_X1, IMM8_Y1,
+ DEST_IMM8_X1, MT_IMM14_X1, MF_IMM14_X1, MMSTART_X0, MMEND_X0,
+ SHAMT_X0, SHAMT_X1, SHAMT_Y0, SHAMT_Y1, IMM16_X0_HW0,
+ IMM16_X1_HW0, IMM16_X0_HW1, IMM16_X1_HW1, IMM16_X0_HW2,
+ IMM16_X1_HW2, IMM16_X0_HW3, IMM16_X1_HW3, IMM16_X0_HW0_LAST,
+ IMM16_X1_HW0_LAST, IMM16_X0_HW1_LAST, IMM16_X1_HW1_LAST,
+ IMM16_X0_HW2_LAST, IMM16_X1_HW2_LAST, IMM16_X0_HW0_PCREL,
+ IMM16_X1_HW0_PCREL, IMM16_X0_HW1_PCREL, IMM16_X1_HW1_PCREL,
+ IMM16_X0_HW2_PCREL, IMM16_X1_HW2_PCREL, IMM16_X0_HW3_PCREL,
+ IMM16_X1_HW3_PCREL, IMM16_X0_HW0_LAST_PCREL,
+ IMM16_X1_HW0_LAST_PCREL, IMM16_X0_HW1_LAST_PCREL,
+ IMM16_X1_HW1_LAST_PCREL, IMM16_X0_HW2_LAST_PCREL,
+ IMM16_X1_HW2_LAST_PCREL, IMM16_X0_HW0_GOT, IMM16_X1_HW0_GOT,
+ IMM16_X0_HW1_GOT, IMM16_X1_HW1_GOT, IMM16_X0_HW2_GOT,
+ IMM16_X1_HW2_GOT, IMM16_X0_HW3_GOT, IMM16_X1_HW3_GOT,
+ IMM16_X0_HW0_LAST_GOT, IMM16_X1_HW0_LAST_GOT,
+ IMM16_X0_HW1_LAST_GOT, IMM16_X1_HW1_LAST_GOT,
+ IMM16_X0_HW2_LAST_GOT, IMM16_X1_HW2_LAST_GOT, IMM16_X0_HW0_TLS_GD,
+ IMM16_X1_HW0_TLS_GD, IMM16_X0_HW1_TLS_GD, IMM16_X1_HW1_TLS_GD,
+ IMM16_X0_HW2_TLS_GD, IMM16_X1_HW2_TLS_GD, IMM16_X0_HW3_TLS_GD,
+ IMM16_X1_HW3_TLS_GD, IMM16_X0_HW0_LAST_TLS_GD,
+ IMM16_X1_HW0_LAST_TLS_GD, IMM16_X0_HW1_LAST_TLS_GD,
+ IMM16_X1_HW1_LAST_TLS_GD, IMM16_X0_HW2_LAST_TLS_GD,
+ IMM16_X1_HW2_LAST_TLS_GD, IMM16_X0_HW0_TLS_IE,
+ IMM16_X1_HW0_TLS_IE, IMM16_X0_HW1_TLS_IE, IMM16_X1_HW1_TLS_IE,
+ IMM16_X0_HW2_TLS_IE, IMM16_X1_HW2_TLS_IE, IMM16_X0_HW3_TLS_IE,
+ IMM16_X1_HW3_TLS_IE, IMM16_X0_HW0_LAST_TLS_IE,
+ IMM16_X1_HW0_LAST_TLS_IE, IMM16_X0_HW1_LAST_TLS_IE,
+ IMM16_X1_HW1_LAST_TLS_IE, IMM16_X0_HW2_LAST_TLS_IE,
+ IMM16_X1_HW2_LAST_TLS_IE, TLS_DTPMOD64, TLS_DTPOFF64, TLS_TPOFF64,
+ TLS_DTPMOD32, TLS_DTPOFF32, TLS_TPOFF32}
+ * targets.c (bfd_elf32_tilegx_vec): Declare.
+ (bfd_elf32_tilepro_vec): Declare.
+ (bfd_elf64_tilegx_vec): Declare.
+ (bfd_target_vector): Add bfd_elf32_tilegx_vec, bfd_elf32_tilepro_vec,
+ and bfd_elf64_tilegx_vec.
+ * cpu-tilegx.c: New file.
+ * cpu-tilepro.c: New file.
+ * elf32-tilepro.h: New file.
+ * elf32-tilepro.c: New file.
+ * elf32-tilegx.c: New file.
+ * elf32-tilegx.h: New file.
+ * elf64-tilegx.c: New file.
+ * elf64-tilegx.h: New file.
+ * elfxx-tilegx.c: New file.
+ * elfxx-tilegx.h: New file.
+
+2011-06-13 Alan Modra <amodra@gmail.com>
+
+ * linker.c (bfd_link_hash_traverse): Follow warning symbol link.
+ (_bfd_generic_link_write_global_symbol, fix_syms): Don't handle
+ warning symbols here.
+ * elf-m10300.c (elf32_mn10300_finish_hash_table_entry): Likewise.
+ * elf32-arm.c (allocate_dynrelocs_for_symbol,
+ elf32_arm_readonly_dynrelocs): Likewise.
+ * elf32-bfin.c (bfin_discard_copies): Likewise.
+ * elf32-cris.c (elf_cris_adjust_gotplt_to_got,
+ elf_cris_discard_excess_dso_dynamics,
+ elf_cris_discard_excess_program_dynamics): Likewise.
+ * elf32-hppa.c (allocate_plt_static, allocate_dynrelocs,
+ clobber_millicode_symbols, readonly_dynrelocs): Likewise.
+ * elf32-i370.c (i370_elf_adjust_dynindx): Likewise.
+ * elf32-i386.c (elf_i386_allocate_dynrelocs,
+ elf_i386_readonly_dynrelocs): Likewise.
+ * elf32-lm32.c (allocate_dynrelocs, readonly_dynrelocs): Likewise.
+ * elf32-m32c.c (m32c_relax_plt_check, m32c_relax_plt_realloc): Likewise.
+ * elf32-m32r.c (allocate_dynrelocs, readonly_dynrelocs): Likewise.
+ * elf32-m68k.c (elf_m68k_discard_copies): Likewise.
+ * elf32-microblaze.c (allocate_dynrelocs): Likewise.
+ * elf32-ppc.c (allocate_dynrelocs, maybe_set_textrel): Likewise.
+ * elf32-s390.c (allocate_dynrelocs, readonly_dynrelocs): Likewise.
+ * elf32-score.c (score_elf_sort_hash_table_f): Likewise.
+ * elf32-score7.c (score_elf_sort_hash_table_f): Likewise.
hooks/post-receive
--
Repository for Project Archer.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2011-07-13 16:59 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-07-13 16:59 [SCM] archer-sergiodj-lazier-debuginfo-reading: Renaming command `auto-solib-add', deprecating it, renaming some variables, adding documentation sergiodj
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).