* [binutils-gdb] aarch64: Add the RPRFM instruction
@ 2023-03-30 10:16 Richard Sandiford
0 siblings, 0 replies; only message in thread
From: Richard Sandiford @ 2023-03-30 10:16 UTC (permalink / raw)
To: bfd-cvs
https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=8ff429203dc8cb8c66fdd7db647e237330dcabd0
commit 8ff429203dc8cb8c66fdd7db647e237330dcabd0
Author: Richard Sandiford <richard.sandiford@arm.com>
Date: Thu Mar 30 11:09:18 2023 +0100
aarch64: Add the RPRFM instruction
This patch adds the RPRFM (range prefetch) instruction.
It was introduced as part of SME2, but it belongs to the
prefetch hint space and so doesn't require any specific
ISA flags.
The aarch64_rprfmop_array initialiser (deliberately) only
fills in the leading non-null elements.
Diff:
---
gas/config/tc-aarch64.c | 5 +
gas/testsuite/gas/aarch64/rprfm-1-invalid.d | 3 +
gas/testsuite/gas/aarch64/rprfm-1-invalid.l | 11 +
gas/testsuite/gas/aarch64/rprfm-1-invalid.s | 9 +
gas/testsuite/gas/aarch64/rprfm-1.d | 83 ++
gas/testsuite/gas/aarch64/rprfm-1.s | 74 ++
gas/testsuite/gas/aarch64/system.d | 2 +-
include/opcode/aarch64.h | 2 +
opcodes/aarch64-asm-2.c | 137 +--
opcodes/aarch64-dis-2.c | 1637 ++++++++++++++-------------
opcodes/aarch64-opc-2.c | 1 +
opcodes/aarch64-opc.c | 23 +
opcodes/aarch64-opc.h | 1 +
opcodes/aarch64-tbl.h | 11 +
14 files changed, 1113 insertions(+), 886 deletions(-)
diff --git a/gas/config/tc-aarch64.c b/gas/config/tc-aarch64.c
index 5aa51400c03..747cf37d4b8 100644
--- a/gas/config/tc-aarch64.c
+++ b/gas/config/tc-aarch64.c
@@ -7773,6 +7773,11 @@ parse_operands (char *str, const aarch64_opcode *opcode)
inst.base.operands[i].prfop = aarch64_prfops + val;
break;
+ case AARCH64_OPND_RPRFMOP:
+ po_enum_or_fail (aarch64_rprfmop_array);
+ info->imm.value = val;
+ break;
+
case AARCH64_OPND_BARRIER_PSB:
val = parse_barrier_psb (&str, &(info->hint_option));
if (val == PARSE_FAIL)
diff --git a/gas/testsuite/gas/aarch64/rprfm-1-invalid.d b/gas/testsuite/gas/aarch64/rprfm-1-invalid.d
new file mode 100644
index 00000000000..c2e8e15ae2d
--- /dev/null
+++ b/gas/testsuite/gas/aarch64/rprfm-1-invalid.d
@@ -0,0 +1,3 @@
+#as: -march=armv8-a
+#source: rprfm-1-invalid.s
+#error_output: rprfm-1-invalid.l
diff --git a/gas/testsuite/gas/aarch64/rprfm-1-invalid.l b/gas/testsuite/gas/aarch64/rprfm-1-invalid.l
new file mode 100644
index 00000000000..0bd14c2efcb
--- /dev/null
+++ b/gas/testsuite/gas/aarch64/rprfm-1-invalid.l
@@ -0,0 +1,11 @@
+[^ :]+: Assembler messages:
+[^ :]+:[0-9]+: Error: expected an integer or zero register at operand 2 -- `rprfm pldkeep,0,\[x0\]'
+[^ :]+:[0-9]+: Error: invalid addressing mode at operand 3 -- `rprfm pldkeep,x0,0'
+[^ :]+:[0-9]+: Error: operand 1 must be a range prefetch operation specifier -- `rprfm pldl1keep,x0,\[x0\]'
+[^ :]+:[0-9]+: Error: operand 1 must be a range prefetch operation specifier -- `rprfm #-1,x0,\[x0\]'
+[^ :]+:[0-9]+: Error: operand 1 must be a range prefetch operation specifier -- `rprfm #64,x0,\[x0\]'
+[^ :]+:[0-9]+: Error: expected an integer or zero register at operand 2 -- `rprfm #1,sp,\[x0\]'
+[^ :]+:[0-9]+: Error: operand mismatch -- `rprfm #1,w0,\[x0\]'
+[^ :]+:[0-9]+: Info: did you mean this\?
+[^ :]+:[0-9]+: Info: rprfm pstkeep, x0, \[x0\]
+[^ :]+:[0-9]+: Error: invalid base register at operand 3 -- `rprfm #1,x0,\[xzr\]'
diff --git a/gas/testsuite/gas/aarch64/rprfm-1-invalid.s b/gas/testsuite/gas/aarch64/rprfm-1-invalid.s
new file mode 100644
index 00000000000..80cb3b814e7
--- /dev/null
+++ b/gas/testsuite/gas/aarch64/rprfm-1-invalid.s
@@ -0,0 +1,9 @@
+ rprfm pldkeep, 0, [x0]
+ rprfm pldkeep, x0, 0
+
+ rprfm pldl1keep, x0, [x0]
+ rprfm #-1, x0, [x0]
+ rprfm #64, x0, [x0]
+ rprfm #1, sp, [x0]
+ rprfm #1, w0, [x0]
+ rprfm #1, x0, [xzr]
diff --git a/gas/testsuite/gas/aarch64/rprfm-1.d b/gas/testsuite/gas/aarch64/rprfm-1.d
new file mode 100644
index 00000000000..c2dc0c0c30f
--- /dev/null
+++ b/gas/testsuite/gas/aarch64/rprfm-1.d
@@ -0,0 +1,83 @@
+#as: -march=armv8-a
+#objdump: -dr
+
+[^:]+: file format .*
+
+
+[^:]+:
+
+[^:]+:
+[^:]+: f8a04818 rprfm pldkeep, x0, \[x0\]
+[^:]+: f8a0481c rprfm pldstrm, x0, \[x0\]
+[^:]+: f8a04819 rprfm pstkeep, x0, \[x0\]
+[^:]+: f8a0481d rprfm pststrm, x0, \[x0\]
+[^:]+: f8a04818 rprfm pldkeep, x0, \[x0\]
+[^:]+: f8a04819 rprfm pstkeep, x0, \[x0\]
+[^:]+: f8a0481a rprfm #2, x0, \[x0\]
+[^:]+: f8a0481b rprfm #3, x0, \[x0\]
+[^:]+: f8a0481c rprfm pldstrm, x0, \[x0\]
+[^:]+: f8a0481d rprfm pststrm, x0, \[x0\]
+[^:]+: f8a0481e rprfm #6, x0, \[x0\]
+[^:]+: f8a0481f rprfm #7, x0, \[x0\]
+[^:]+: f8a05818 rprfm #8, x0, \[x0\]
+[^:]+: f8a05819 rprfm #9, x0, \[x0\]
+[^:]+: f8a0581a rprfm #10, x0, \[x0\]
+[^:]+: f8a0581b rprfm #11, x0, \[x0\]
+[^:]+: f8a0581c rprfm #12, x0, \[x0\]
+[^:]+: f8a0581d rprfm #13, x0, \[x0\]
+[^:]+: f8a0581e rprfm #14, x0, \[x0\]
+[^:]+: f8a0581f rprfm #15, x0, \[x0\]
+[^:]+: f8a06818 rprfm #16, x0, \[x0\]
+[^:]+: f8a06819 rprfm #17, x0, \[x0\]
+[^:]+: f8a0681a rprfm #18, x0, \[x0\]
+[^:]+: f8a0681b rprfm #19, x0, \[x0\]
+[^:]+: f8a0681c rprfm #20, x0, \[x0\]
+[^:]+: f8a0681d rprfm #21, x0, \[x0\]
+[^:]+: f8a0681e rprfm #22, x0, \[x0\]
+[^:]+: f8a0681f rprfm #23, x0, \[x0\]
+[^:]+: f8a07818 rprfm #24, x0, \[x0\]
+[^:]+: f8a07819 rprfm #25, x0, \[x0\]
+[^:]+: f8a0781a rprfm #26, x0, \[x0\]
+[^:]+: f8a0781b rprfm #27, x0, \[x0\]
+[^:]+: f8a0781c rprfm #28, x0, \[x0\]
+[^:]+: f8a0781d rprfm #29, x0, \[x0\]
+[^:]+: f8a0781e rprfm #30, x0, \[x0\]
+[^:]+: f8a0781f rprfm #31, x0, \[x0\]
+[^:]+: f8a0c818 rprfm #32, x0, \[x0\]
+[^:]+: f8a0c819 rprfm #33, x0, \[x0\]
+[^:]+: f8a0c81a rprfm #34, x0, \[x0\]
+[^:]+: f8a0c81b rprfm #35, x0, \[x0\]
+[^:]+: f8a0c81c rprfm #36, x0, \[x0\]
+[^:]+: f8a0c81d rprfm #37, x0, \[x0\]
+[^:]+: f8a0c81e rprfm #38, x0, \[x0\]
+[^:]+: f8a0c81f rprfm #39, x0, \[x0\]
+[^:]+: f8a0d818 rprfm #40, x0, \[x0\]
+[^:]+: f8a0d818 rprfm #40, x0, \[x0\]
+[^:]+: f8a0d819 rprfm #41, x0, \[x0\]
+[^:]+: f8a0d81a rprfm #42, x0, \[x0\]
+[^:]+: f8a0d81b rprfm #43, x0, \[x0\]
+[^:]+: f8a0d81c rprfm #44, x0, \[x0\]
+[^:]+: f8a0d81d rprfm #45, x0, \[x0\]
+[^:]+: f8a0d81e rprfm #46, x0, \[x0\]
+[^:]+: f8a0d81f rprfm #47, x0, \[x0\]
+[^:]+: f8a0e818 rprfm #48, x0, \[x0\]
+[^:]+: f8a0e819 rprfm #49, x0, \[x0\]
+[^:]+: f8a0e81a rprfm #50, x0, \[x0\]
+[^:]+: f8a0e81b rprfm #51, x0, \[x0\]
+[^:]+: f8a0e81c rprfm #52, x0, \[x0\]
+[^:]+: f8a0e81d rprfm #53, x0, \[x0\]
+[^:]+: f8a0e81e rprfm #54, x0, \[x0\]
+[^:]+: f8a0e81f rprfm #55, x0, \[x0\]
+[^:]+: f8a0f818 rprfm #56, x0, \[x0\]
+[^:]+: f8a0f819 rprfm #57, x0, \[x0\]
+[^:]+: f8a0f81a rprfm #58, x0, \[x0\]
+[^:]+: f8a0f81b rprfm #59, x0, \[x0\]
+[^:]+: f8a0f81c rprfm #60, x0, \[x0\]
+[^:]+: f8a0f81d rprfm #61, x0, \[x0\]
+[^:]+: f8a0f81e rprfm #62, x0, \[x0\]
+[^:]+: f8a0f81f rprfm #63, x0, \[x0\]
+[^:]+: f8be4818 rprfm pldkeep, x30, \[x0\]
+[^:]+: f8bf4818 rprfm pldkeep, xzr, \[x0\]
+[^:]+: f8a04bd8 rprfm pldkeep, x0, \[x30\]
+[^:]+: f8a04bf8 rprfm pldkeep, x0, \[sp\]
+[^:]+: f8b5cb7f rprfm #39, x21, \[x27\]
diff --git a/gas/testsuite/gas/aarch64/rprfm-1.s b/gas/testsuite/gas/aarch64/rprfm-1.s
new file mode 100644
index 00000000000..0f03dcbf048
--- /dev/null
+++ b/gas/testsuite/gas/aarch64/rprfm-1.s
@@ -0,0 +1,74 @@
+ rprfm pldkeep, x0, [x0]
+ rprfm pldstrm, x0, [x0]
+ rprfm pstkeep, x0, [x0]
+ rprfm pststrm, x0, [x0]
+ rprfm #0, x0, [x0]
+ rprfm #1, x0, [x0]
+ rprfm #2, x0, [x0]
+ rprfm #3, x0, [x0]
+ rprfm #4, x0, [x0]
+ rprfm #5, x0, [x0]
+ rprfm #6, x0, [x0]
+ rprfm #7, x0, [x0]
+ rprfm #8, x0, [x0]
+ rprfm #9, x0, [x0]
+ rprfm #10, x0, [x0]
+ rprfm #11, x0, [x0]
+ rprfm #12, x0, [x0]
+ rprfm #13, x0, [x0]
+ rprfm #14, x0, [x0]
+ rprfm #15, x0, [x0]
+ rprfm #16, x0, [x0]
+ rprfm #17, x0, [x0]
+ rprfm #18, x0, [x0]
+ rprfm #19, x0, [x0]
+ rprfm #20, x0, [x0]
+ rprfm #21, x0, [x0]
+ rprfm #22, x0, [x0]
+ rprfm #23, x0, [x0]
+ rprfm #24, x0, [x0]
+ rprfm #25, x0, [x0]
+ rprfm #26, x0, [x0]
+ rprfm #27, x0, [x0]
+ rprfm #28, x0, [x0]
+ rprfm #29, x0, [x0]
+ rprfm #30, x0, [x0]
+ rprfm #31, x0, [x0]
+ rprfm #32, x0, [x0]
+ rprfm #33, x0, [x0]
+ rprfm #34, x0, [x0]
+ rprfm #35, x0, [x0]
+ rprfm #36, x0, [x0]
+ rprfm #37, x0, [x0]
+ rprfm #38, x0, [x0]
+ rprfm #39, x0, [x0]
+ rprfm #40, x0, [x0]
+ rprfm #40, x0, [x0]
+ rprfm #41, x0, [x0]
+ rprfm #42, x0, [x0]
+ rprfm #43, x0, [x0]
+ rprfm #44, x0, [x0]
+ rprfm #45, x0, [x0]
+ rprfm #46, x0, [x0]
+ rprfm #47, x0, [x0]
+ rprfm #48, x0, [x0]
+ rprfm #49, x0, [x0]
+ rprfm #50, x0, [x0]
+ rprfm #51, x0, [x0]
+ rprfm #52, x0, [x0]
+ rprfm #53, x0, [x0]
+ rprfm #54, x0, [x0]
+ rprfm #55, x0, [x0]
+ rprfm #56, x0, [x0]
+ rprfm #57, x0, [x0]
+ rprfm #58, x0, [x0]
+ rprfm #59, x0, [x0]
+ rprfm #60, x0, [x0]
+ rprfm #61, x0, [x0]
+ rprfm #62, x0, [x0]
+ rprfm #63, x0, [x0]
+ rprfm #0, x30, [x0]
+ rprfm #0, xzr, [x0]
+ rprfm #0, x0, [x30]
+ rprfm #0, x0, [sp]
+ rprfm #39, x21, [x27]
diff --git a/gas/testsuite/gas/aarch64/system.d b/gas/testsuite/gas/aarch64/system.d
index 7e4bafbf1ff..6e993ec9e59 100644
--- a/gas/testsuite/gas/aarch64/system.d
+++ b/gas/testsuite/gas/aarch64/system.d
@@ -371,4 +371,4 @@ Disassembly of section \.text:
.*: f9800c74 prfm pstl3keep, \[x3, #24\]
.*: f9800c75 prfm pstl3strm, \[x3, #24\]
.*: f8a04817 prfm #0x17, \[x0, w0, uxtw\]
-.*: f8a04818 \.inst 0xf8a04818 ; undefined
+.*: f8a04818 rprfm pldkeep, x0, \[x0\]
diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h
index e179e484b9a..01c8ca18bf3 100644
--- a/include/opcode/aarch64.h
+++ b/include/opcode/aarch64.h
@@ -371,6 +371,7 @@ enum aarch64_opnd
AARCH64_OPND_BARRIER_DSB_NXS, /* Barrier operand for DSB nXS variant. */
AARCH64_OPND_BARRIER_ISB, /* Barrier operand for ISB. */
AARCH64_OPND_PRFOP, /* Prefetch operation. */
+ AARCH64_OPND_RPRFMOP, /* Range prefetch operation. */
AARCH64_OPND_BARRIER_PSB, /* Barrier operand for PSB. */
AARCH64_OPND_BTI_TARGET, /* BTI {<target>}. */
AARCH64_OPND_SVE_ADDR_RI_S4x16, /* SVE [<Xn|SP>, #<simm4>*16]. */
@@ -1600,6 +1601,7 @@ aarch64_verbose (const char *, ...) __attribute__ ((format (printf, 1, 2)));
extern const char *const aarch64_sve_pattern_array[32];
extern const char *const aarch64_sve_prfop_array[16];
+extern const char *const aarch64_rprfmop_array[64];
extern const char *const aarch64_sme_vlxn_array[2];
#ifdef __cplusplus
diff --git a/opcodes/aarch64-asm-2.c b/opcodes/aarch64-asm-2.c
index 1ea3da1aa21..9425a2710b1 100644
--- a/opcodes/aarch64-asm-2.c
+++ b/opcodes/aarch64-asm-2.c
@@ -642,7 +642,6 @@ aarch64_insert_operand (const aarch64_operand *self,
case 29:
case 30:
case 31:
- case 167:
case 168:
case 169:
case 170:
@@ -656,7 +655,7 @@ aarch64_insert_operand (const aarch64_operand *self,
case 178:
case 179:
case 180:
- case 195:
+ case 181:
case 196:
case 197:
case 198:
@@ -665,15 +664,16 @@ aarch64_insert_operand (const aarch64_operand *self,
case 201:
case 202:
case 203:
- case 210:
- case 213:
- case 217:
- case 224:
+ case 204:
+ case 211:
+ case 214:
+ case 218:
case 225:
- case 232:
+ case 226:
case 233:
case 234:
case 235:
+ case 236:
return aarch64_ins_regno (self, info, code, inst, errors);
case 15:
return aarch64_ins_reg_extended (self, info, code, inst, errors);
@@ -685,7 +685,7 @@ aarch64_insert_operand (const aarch64_operand *self,
case 33:
case 34:
case 35:
- case 271:
+ case 272:
return aarch64_ins_reglane (self, info, code, inst, errors);
case 36:
return aarch64_ins_reglist (self, info, code, inst, errors);
@@ -720,9 +720,9 @@ aarch64_insert_operand (const aarch64_operand *self,
case 82:
case 83:
case 84:
- case 164:
- case 166:
- case 187:
+ case 108:
+ case 165:
+ case 167:
case 188:
case 189:
case 190:
@@ -730,13 +730,14 @@ aarch64_insert_operand (const aarch64_operand *self,
case 192:
case 193:
case 194:
- case 238:
- case 265:
+ case 195:
+ case 239:
case 266:
- case 268:
- case 270:
- case 275:
+ case 267:
+ case 269:
+ case 271:
case 276:
+ case 277:
return aarch64_ins_imm (self, info, code, inst, errors);
case 44:
case 45:
@@ -746,10 +747,10 @@ aarch64_insert_operand (const aarch64_operand *self,
case 48:
return aarch64_ins_advsimd_imm_modified (self, info, code, inst, errors);
case 52:
- case 154:
+ case 155:
return aarch64_ins_fpimm (self, info, code, inst, errors);
case 70:
- case 162:
+ case 163:
return aarch64_ins_limm (self, info, code, inst, errors);
case 71:
return aarch64_ins_aimm (self, info, code, inst, errors);
@@ -759,11 +760,11 @@ aarch64_insert_operand (const aarch64_operand *self,
return aarch64_ins_fbits (self, info, code, inst, errors);
case 75:
case 76:
- case 159:
+ case 160:
return aarch64_ins_imm_rotate2 (self, info, code, inst, errors);
case 77:
- case 158:
- case 160:
+ case 159:
+ case 161:
return aarch64_ins_imm_rotate1 (self, info, code, inst, errors);
case 78:
case 79:
@@ -804,30 +805,29 @@ aarch64_insert_operand (const aarch64_operand *self,
return aarch64_ins_barrier_dsb_nxs (self, info, code, inst, errors);
case 107:
return aarch64_ins_prfop (self, info, code, inst, errors);
- case 108:
- case 267:
- case 269:
- return aarch64_ins_none (self, info, code, inst, errors);
case 109:
- return aarch64_ins_hint (self, info, code, inst, errors);
+ case 268:
+ case 270:
+ return aarch64_ins_none (self, info, code, inst, errors);
case 110:
+ return aarch64_ins_hint (self, info, code, inst, errors);
case 111:
- return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
case 112:
+ return aarch64_ins_sve_addr_ri_s4 (self, info, code, inst, errors);
case 113:
case 114:
case 115:
- return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
case 116:
- return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_ri_s4xvl (self, info, code, inst, errors);
case 117:
- return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_ri_s6xvl (self, info, code, inst, errors);
case 118:
+ return aarch64_ins_sve_addr_ri_s9xvl (self, info, code, inst, errors);
case 119:
case 120:
case 121:
- return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
case 122:
+ return aarch64_ins_sve_addr_ri_u6 (self, info, code, inst, errors);
case 123:
case 124:
case 125:
@@ -842,8 +842,8 @@ aarch64_insert_operand (const aarch64_operand *self,
case 134:
case 135:
case 136:
- return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
case 137:
+ return aarch64_ins_sve_addr_rr_lsl (self, info, code, inst, errors);
case 138:
case 139:
case 140:
@@ -851,77 +851,77 @@ aarch64_insert_operand (const aarch64_operand *self,
case 142:
case 143:
case 144:
- return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
case 145:
+ return aarch64_ins_sve_addr_rz_xtw (self, info, code, inst, errors);
case 146:
case 147:
case 148:
- return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
case 149:
- return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_zi_u5 (self, info, code, inst, errors);
case 150:
- return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_zz_lsl (self, info, code, inst, errors);
case 151:
- return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_zz_sxtw (self, info, code, inst, errors);
case 152:
- return aarch64_ins_sve_aimm (self, info, code, inst, errors);
+ return aarch64_ins_sve_addr_zz_uxtw (self, info, code, inst, errors);
case 153:
+ return aarch64_ins_sve_aimm (self, info, code, inst, errors);
+ case 154:
return aarch64_ins_sve_asimm (self, info, code, inst, errors);
- case 155:
- return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
case 156:
- return aarch64_ins_sve_float_half_two (self, info, code, inst, errors);
+ return aarch64_ins_sve_float_half_one (self, info, code, inst, errors);
case 157:
+ return aarch64_ins_sve_float_half_two (self, info, code, inst, errors);
+ case 158:
return aarch64_ins_sve_float_zero_one (self, info, code, inst, errors);
- case 161:
+ case 162:
return aarch64_ins_inv_limm (self, info, code, inst, errors);
- case 163:
+ case 164:
return aarch64_ins_sve_limm_mov (self, info, code, inst, errors);
- case 165:
+ case 166:
return aarch64_ins_sve_scale (self, info, code, inst, errors);
- case 181:
case 182:
case 183:
- return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
case 184:
+ return aarch64_ins_sve_shlimm (self, info, code, inst, errors);
case 185:
case 186:
- case 251:
+ case 187:
+ case 252:
return aarch64_ins_sve_shrimm (self, info, code, inst, errors);
- case 204:
case 205:
case 206:
case 207:
case 208:
case 209:
+ case 210:
return aarch64_ins_sve_quad_index (self, info, code, inst, errors);
- case 211:
- return aarch64_ins_sve_index (self, info, code, inst, errors);
case 212:
- case 214:
- case 231:
- return aarch64_ins_sve_reglist (self, info, code, inst, errors);
+ return aarch64_ins_sve_index (self, info, code, inst, errors);
+ case 213:
case 215:
+ case 232:
+ return aarch64_ins_sve_reglist (self, info, code, inst, errors);
case 216:
- case 218:
+ case 217:
case 219:
case 220:
case 221:
- case 230:
- return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors);
case 222:
+ case 231:
+ return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors);
case 223:
+ case 224:
return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors);
- case 226:
- case 228:
- case 239:
- return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors);
case 227:
case 229:
+ case 240:
+ return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors);
+ case 228:
+ case 230:
return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors);
- case 236:
case 237:
- case 252:
+ case 238:
case 253:
case 254:
case 255:
@@ -934,26 +934,27 @@ aarch64_insert_operand (const aarch64_operand *self,
case 262:
case 263:
case 264:
+ case 265:
return aarch64_ins_simple_index (self, info, code, inst, errors);
- case 240:
case 241:
case 242:
case 243:
case 244:
case 245:
case 246:
- return aarch64_ins_sme_za_array (self, info, code, inst, errors);
case 247:
- return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors);
+ return aarch64_ins_sme_za_array (self, info, code, inst, errors);
case 248:
- return aarch64_ins_sme_sm_za (self, info, code, inst, errors);
+ return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors);
case 249:
- return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors);
+ return aarch64_ins_sme_sm_za (self, info, code, inst, errors);
case 250:
+ return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors);
+ case 251:
return aarch64_ins_plain_shrimm (self, info, code, inst, errors);
- case 272:
case 273:
case 274:
+ case 275:
return aarch64_ins_x0_to_x30 (self, info, code, inst, errors);
default: assert (0); abort ();
}
diff --git a/opcodes/aarch64-dis-2.c b/opcodes/aarch64-dis-2.c
index 5530a385bab..768f622d55b 100644
--- a/opcodes/aarch64-dis-2.c
+++ b/opcodes/aarch64-dis-2.c
@@ -81,7 +81,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0000000100xxxxxxxxxxxxxxxx01xxx
bmopa. */
- return 2478;
+ return 2479;
}
else
{
@@ -89,7 +89,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0000000100xxxxxxxxxxxxxxxx11xxx
bmops. */
- return 2479;
+ return 2480;
}
}
}
@@ -188,7 +188,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x10x100xxxxxxxxxxxxxxxxx
zero. */
- return 2908;
+ return 2909;
}
}
}
@@ -212,7 +212,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x00x101xx0xxxxxxxxxxxxxx
luti4. */
- return 2622;
+ return 2623;
}
else
{
@@ -220,7 +220,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x00x101xx1xxxxxxxxxxxxxx
luti4. */
- return 2621;
+ return 2622;
}
}
else
@@ -229,7 +229,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x10x101xxxxxxxxxxxxxxxxx
luti4. */
- return 2620;
+ return 2621;
}
}
}
@@ -248,7 +248,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0x010xxxxx00xxxxxxxxxx
mov. */
- return 2629;
+ return 2630;
}
else
{
@@ -256,7 +256,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0x011xxxxx00xxxxxxxxxx
mov. */
- return 2625;
+ return 2626;
}
}
else
@@ -269,7 +269,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x00x11xxx0xx00xxxxxxxxxx
luti2. */
- return 2619;
+ return 2620;
}
else
{
@@ -277,7 +277,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000x00x11xxx1xx00xxxxxxxxxx
luti2. */
- return 2618;
+ return 2619;
}
}
else
@@ -290,7 +290,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000010x110xxxxx00xxxxxxxxxx
movt. */
- return 2640;
+ return 2641;
}
else
{
@@ -298,7 +298,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000010x111xxxxx00xxxxxxxxxx
movt. */
- return 2639;
+ return 2640;
}
}
else
@@ -307,7 +307,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000110x11xxxxxx00xxxxxxxxxx
luti2. */
- return 2617;
+ return 2618;
}
}
}
@@ -320,7 +320,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx10xxxxx10xxxxxxxxxx
mov. */
- return 2627;
+ return 2628;
}
else
{
@@ -328,7 +328,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx11xxxxx10xxxxxxxxxx
mov. */
- return 2623;
+ return 2624;
}
}
}
@@ -342,7 +342,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx10xxxxx01xxxxxxxxxx
mov. */
- return 2630;
+ return 2631;
}
else
{
@@ -350,7 +350,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx11xxxxx01xxxxxxxxxx
mov. */
- return 2626;
+ return 2627;
}
}
else
@@ -361,7 +361,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx10xxxxx11xxxxxxxxxx
mov. */
- return 2628;
+ return 2629;
}
else
{
@@ -369,7 +369,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1000000xx0xx11xxxxx11xxxxxxxxxx
mov. */
- return 2624;
+ return 2625;
}
}
}
@@ -396,7 +396,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx000xxxxxxxxxxxx0
ld1b. */
- return 2556;
+ return 2557;
}
else
{
@@ -404,7 +404,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx100xxxxxxxxxxxx0
ld1b. */
- return 2557;
+ return 2558;
}
}
else
@@ -415,7 +415,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx010xxxxxxxxxxxx0
ld1w. */
- return 2580;
+ return 2581;
}
else
{
@@ -423,7 +423,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx110xxxxxxxxxxxx0
ld1w. */
- return 2581;
+ return 2582;
}
}
}
@@ -437,7 +437,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx001xxxxxxxxxxxx0
ld1h. */
- return 2572;
+ return 2573;
}
else
{
@@ -445,7 +445,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx101xxxxxxxxxxxx0
ld1h. */
- return 2573;
+ return 2574;
}
}
else
@@ -456,7 +456,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx011xxxxxxxxxxxx0
ld1d. */
- return 2564;
+ return 2565;
}
else
{
@@ -464,7 +464,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx111xxxxxxxxxxxx0
ld1d. */
- return 2565;
+ return 2566;
}
}
}
@@ -481,7 +481,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx000xxxxxxxxxxxx1
ldnt1b. */
- return 2588;
+ return 2589;
}
else
{
@@ -489,7 +489,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx100xxxxxxxxxxxx1
ldnt1b. */
- return 2589;
+ return 2590;
}
}
else
@@ -500,7 +500,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx010xxxxxxxxxxxx1
ldnt1w. */
- return 2612;
+ return 2613;
}
else
{
@@ -508,7 +508,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx110xxxxxxxxxxxx1
ldnt1w. */
- return 2613;
+ return 2614;
}
}
}
@@ -522,7 +522,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx001xxxxxxxxxxxx1
ldnt1h. */
- return 2604;
+ return 2605;
}
else
{
@@ -530,7 +530,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx101xxxxxxxxxxxx1
ldnt1h. */
- return 2605;
+ return 2606;
}
}
else
@@ -541,7 +541,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx011xxxxxxxxxxxx1
ldnt1d. */
- return 2596;
+ return 2597;
}
else
{
@@ -549,7 +549,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000000xxxxx111xxxxxxxxxxxx1
ldnt1d. */
- return 2597;
+ return 2598;
}
}
}
@@ -584,7 +584,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000100xxxxxxxxxxxxxxxx01xxx
smopa. */
- return 2702;
+ return 2703;
}
}
else
@@ -612,7 +612,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100000100xxxxxxxxxxxxxxxx11xxx
smops. */
- return 2703;
+ return 2704;
}
}
}
@@ -635,7 +635,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx000xxxxxxxxxxxx0
ld1b. */
- return 2552;
+ return 2553;
}
else
{
@@ -643,7 +643,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx100xxxxxxxxxxxx0
ld1b. */
- return 2553;
+ return 2554;
}
}
else
@@ -654,7 +654,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx010xxxxxxxxxxxx0
ld1w. */
- return 2576;
+ return 2577;
}
else
{
@@ -662,7 +662,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx110xxxxxxxxxxxx0
ld1w. */
- return 2577;
+ return 2578;
}
}
}
@@ -676,7 +676,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx001xxxxxxxxxxxx0
ld1h. */
- return 2568;
+ return 2569;
}
else
{
@@ -684,7 +684,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx101xxxxxxxxxxxx0
ld1h. */
- return 2569;
+ return 2570;
}
}
else
@@ -695,7 +695,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx011xxxxxxxxxxxx0
ld1d. */
- return 2560;
+ return 2561;
}
else
{
@@ -703,7 +703,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx111xxxxxxxxxxxx0
ld1d. */
- return 2561;
+ return 2562;
}
}
}
@@ -720,7 +720,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx000xxxxxxxxxxxx1
ldnt1b. */
- return 2584;
+ return 2585;
}
else
{
@@ -728,7 +728,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx100xxxxxxxxxxxx1
ldnt1b. */
- return 2585;
+ return 2586;
}
}
else
@@ -739,7 +739,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx010xxxxxxxxxxxx1
ldnt1w. */
- return 2608;
+ return 2609;
}
else
{
@@ -747,7 +747,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx110xxxxxxxxxxxx1
ldnt1w. */
- return 2609;
+ return 2610;
}
}
}
@@ -761,7 +761,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx001xxxxxxxxxxxx1
ldnt1h. */
- return 2600;
+ return 2601;
}
else
{
@@ -769,7 +769,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx101xxxxxxxxxxxx1
ldnt1h. */
- return 2601;
+ return 2602;
}
}
else
@@ -780,7 +780,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx011xxxxxxxxxxxx1
ldnt1d. */
- return 2592;
+ return 2593;
}
else
{
@@ -788,7 +788,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100000010xxxxx111xxxxxxxxxxxx1
ldnt1d. */
- return 2593;
+ return 2594;
}
}
}
@@ -856,7 +856,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx000xxxxxxxxxxxx0
st1b. */
- return 2728;
+ return 2729;
}
else
{
@@ -864,7 +864,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx100xxxxxxxxxxxx0
st1b. */
- return 2729;
+ return 2730;
}
}
else
@@ -875,7 +875,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx010xxxxxxxxxxxx0
st1w. */
- return 2752;
+ return 2753;
}
else
{
@@ -883,7 +883,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx110xxxxxxxxxxxx0
st1w. */
- return 2753;
+ return 2754;
}
}
}
@@ -897,7 +897,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx001xxxxxxxxxxxx0
st1h. */
- return 2744;
+ return 2745;
}
else
{
@@ -905,7 +905,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx101xxxxxxxxxxxx0
st1h. */
- return 2745;
+ return 2746;
}
}
else
@@ -916,7 +916,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx011xxxxxxxxxxxx0
st1d. */
- return 2736;
+ return 2737;
}
else
{
@@ -924,7 +924,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx111xxxxxxxxxxxx0
st1d. */
- return 2737;
+ return 2738;
}
}
}
@@ -941,7 +941,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx000xxxxxxxxxxxx1
stnt1b. */
- return 2760;
+ return 2761;
}
else
{
@@ -949,7 +949,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx100xxxxxxxxxxxx1
stnt1b. */
- return 2761;
+ return 2762;
}
}
else
@@ -960,7 +960,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx010xxxxxxxxxxxx1
stnt1w. */
- return 2784;
+ return 2785;
}
else
{
@@ -968,7 +968,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx110xxxxxxxxxxxx1
stnt1w. */
- return 2785;
+ return 2786;
}
}
}
@@ -982,7 +982,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx001xxxxxxxxxxxx1
stnt1h. */
- return 2776;
+ return 2777;
}
else
{
@@ -990,7 +990,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx101xxxxxxxxxxxx1
stnt1h. */
- return 2777;
+ return 2778;
}
}
else
@@ -1001,7 +1001,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx011xxxxxxxxxxxx1
stnt1d. */
- return 2768;
+ return 2769;
}
else
{
@@ -1009,7 +1009,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000001xxxxx111xxxxxxxxxxxx1
stnt1d. */
- return 2769;
+ return 2770;
}
}
}
@@ -1073,7 +1073,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx000xxxxxxxxxxxx0
st1b. */
- return 2724;
+ return 2725;
}
else
{
@@ -1081,7 +1081,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx100xxxxxxxxxxxx0
st1b. */
- return 2725;
+ return 2726;
}
}
else
@@ -1092,7 +1092,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx010xxxxxxxxxxxx0
st1w. */
- return 2748;
+ return 2749;
}
else
{
@@ -1100,7 +1100,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx110xxxxxxxxxxxx0
st1w. */
- return 2749;
+ return 2750;
}
}
}
@@ -1114,7 +1114,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx001xxxxxxxxxxxx0
st1h. */
- return 2740;
+ return 2741;
}
else
{
@@ -1122,7 +1122,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx101xxxxxxxxxxxx0
st1h. */
- return 2741;
+ return 2742;
}
}
else
@@ -1133,7 +1133,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx011xxxxxxxxxxxx0
st1d. */
- return 2732;
+ return 2733;
}
else
{
@@ -1141,7 +1141,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx111xxxxxxxxxxxx0
st1d. */
- return 2733;
+ return 2734;
}
}
}
@@ -1158,7 +1158,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx000xxxxxxxxxxxx1
stnt1b. */
- return 2756;
+ return 2757;
}
else
{
@@ -1166,7 +1166,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx100xxxxxxxxxxxx1
stnt1b. */
- return 2757;
+ return 2758;
}
}
else
@@ -1177,7 +1177,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx010xxxxxxxxxxxx1
stnt1w. */
- return 2780;
+ return 2781;
}
else
{
@@ -1185,7 +1185,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx110xxxxxxxxxxxx1
stnt1w. */
- return 2781;
+ return 2782;
}
}
}
@@ -1199,7 +1199,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx001xxxxxxxxxxxx1
stnt1h. */
- return 2772;
+ return 2773;
}
else
{
@@ -1207,7 +1207,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx101xxxxxxxxxxxx1
stnt1h. */
- return 2773;
+ return 2774;
}
}
else
@@ -1218,7 +1218,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx011xxxxxxxxxxxx1
stnt1d. */
- return 2764;
+ return 2765;
}
else
{
@@ -1226,7 +1226,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0x00000011xxxxx111xxxxxxxxxxxx1
stnt1d. */
- return 2765;
+ return 2766;
}
}
}
@@ -1318,7 +1318,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx000xx
smlall. */
- return 2678;
+ return 2679;
}
else
{
@@ -1326,7 +1326,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx001xx
usmlall. */
- return 2883;
+ return 2884;
}
}
else
@@ -1339,7 +1339,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxx000xxx
smlall. */
- return 2679;
+ return 2680;
}
else
{
@@ -1347,7 +1347,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxx000xxx
smlall. */
- return 2680;
+ return 2681;
}
}
else
@@ -1358,7 +1358,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxx100xxx
usmlall. */
- return 2884;
+ return 2885;
}
else
{
@@ -1366,7 +1366,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxx100xxx
usmlall. */
- return 2885;
+ return 2886;
}
}
}
@@ -1381,7 +1381,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx100xx
umlall. */
- return 2841;
+ return 2842;
}
else
{
@@ -1389,7 +1389,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx101xx
sumlall. */
- return 2799;
+ return 2800;
}
}
else
@@ -1402,7 +1402,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxx010xxx
umlall. */
- return 2842;
+ return 2843;
}
else
{
@@ -1410,7 +1410,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxx010xxx
umlall. */
- return 2843;
+ return 2844;
}
}
else
@@ -1421,7 +1421,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxx110xxx
sumlall. */
- return 2800;
+ return 2801;
}
else
{
@@ -1429,7 +1429,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxx110xxx
sumlall. */
- return 2801;
+ return 2802;
}
}
}
@@ -1445,7 +1445,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx01xxx
smlsll. */
- return 2694;
+ return 2695;
}
else
{
@@ -1455,7 +1455,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxxx01xxx
smlsll. */
- return 2695;
+ return 2696;
}
else
{
@@ -1463,7 +1463,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxxx01xxx
smlsll. */
- return 2696;
+ return 2697;
}
}
}
@@ -1475,7 +1475,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010000xxxxxxxxxxxxxxx11xxx
umlsll. */
- return 2857;
+ return 2858;
}
else
{
@@ -1485,7 +1485,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx0xxxxxxxxxx11xxx
umlsll. */
- return 2858;
+ return 2859;
}
else
{
@@ -1493,7 +1493,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx0000010001xxxx1xxxxxxxxxx11xxx
umlsll. */
- return 2859;
+ return 2860;
}
}
}
@@ -1515,7 +1515,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx000xxxxxxxxx0xxx
ld1b. */
- return 2558;
+ return 2559;
}
else
{
@@ -1523,7 +1523,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx010xxxxxxxxx0xxx
ld1w. */
- return 2582;
+ return 2583;
}
}
else
@@ -1534,7 +1534,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx001xxxxxxxxx0xxx
ld1h. */
- return 2574;
+ return 2575;
}
else
{
@@ -1542,7 +1542,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx011xxxxxxxxx0xxx
ld1d. */
- return 2566;
+ return 2567;
}
}
}
@@ -1556,7 +1556,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx000xxxxxxxxx1xxx
ldnt1b. */
- return 2590;
+ return 2591;
}
else
{
@@ -1564,7 +1564,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx010xxxxxxxxx1xxx
ldnt1w. */
- return 2614;
+ return 2615;
}
}
else
@@ -1575,7 +1575,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx001xxxxxxxxx1xxx
ldnt1h. */
- return 2606;
+ return 2607;
}
else
{
@@ -1583,7 +1583,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx011xxxxxxxxx1xxx
ldnt1d. */
- return 2598;
+ return 2599;
}
}
}
@@ -1611,7 +1611,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x0100001000xxxxx100xxxxxxxxx0xxx
ld1b. */
- return 2559;
+ return 2560;
}
else
{
@@ -1619,7 +1619,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x1100001000xxxxx100xxxxxxxxx0xxx
ldr. */
- return 2616;
+ return 2617;
}
}
else
@@ -1628,7 +1628,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx110xxxxxxxxx0xxx
ld1w. */
- return 2583;
+ return 2584;
}
}
else
@@ -1639,7 +1639,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx101xxxxxxxxx0xxx
ld1h. */
- return 2575;
+ return 2576;
}
else
{
@@ -1647,7 +1647,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx111xxxxxxxxx0xxx
ld1d. */
- return 2567;
+ return 2568;
}
}
}
@@ -1661,7 +1661,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx100xxxxxxxxx1xxx
ldnt1b. */
- return 2591;
+ return 2592;
}
else
{
@@ -1669,7 +1669,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx110xxxxxxxxx1xxx
ldnt1w. */
- return 2615;
+ return 2616;
}
}
else
@@ -1680,7 +1680,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx101xxxxxxxxx1xxx
ldnt1h. */
- return 2607;
+ return 2608;
}
else
{
@@ -1688,7 +1688,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
xx100001000xxxxx111xxxxxxxxx1xxx
ldnt1d. */
- return 2599;
+ return 2600;
}
}
}
@@ -1721,7 +1721,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011000xxxxxxx0xxxxxxx00xxx
smlall. */
- return 2915;
+ return 2916;
}
else
{
@@ -1731,7 +1731,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx0xx0xxxxxxx00xxx
smlall. */
- return 2916;
+ return 2917;
}
else
{
@@ -1739,7 +1739,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx1xx0xxxxxxx00xxx
smlall. */
- return 2917;
+ return 2918;
}
}
}
@@ -1751,7 +1751,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011000xxxxxxx1xxxxxxx00xxx
fmlal. */
- return 2519;
+ return 2520;
}
else
{
@@ -1761,7 +1761,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx0xx1xxxxxxx00xxx
fmlal. */
- return 2520;
+ return 2521;
}
else
{
@@ -1769,7 +1769,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx1xx1xxxxxxx00xxx
fmlal. */
- return 2521;
+ return 2522;
}
}
}
@@ -1806,7 +1806,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011000xxxxxxx0xxxxxxx10xxx
umlall. */
- return 2924;
+ return 2925;
}
else
{
@@ -1816,7 +1816,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx0xx0xxxxxxx10xxx
umlall. */
- return 2925;
+ return 2926;
}
else
{
@@ -1824,7 +1824,7 @@ aarch64_opcode_lookup_1 (uint32_t word)
10987654321098765432109876543210
x10000011001xxxx1xx0xxxxxxx10xxx
umlall. */
- return 2926;
+ return 2927;
[...]
[diff truncated at 100000 bytes]
^ permalink raw reply [flat|nested] only message in threadonly message in thread, other threads:[~2023-03-30 10:16 UTC | newest] Thread overview: (only message) (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2023-03-30 10:16 [binutils-gdb] aarch64: Add the RPRFM instruction Richard Sandiford
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).