public inbox for binutils@sourceware.org
 help / color / mirror / Atom feed
* gas: Update NEWS
@ 2024-01-23 18:48 Andrew Carlotti
  2024-01-25 15:15 ` Nick Clifton
  0 siblings, 1 reply; 2+ messages in thread
From: Andrew Carlotti @ 2024-01-23 18:48 UTC (permalink / raw)
  To: binutils

Groups entries by architecture, and update AArch64 content.

Ok for master and 2.42 branch?


diff --git a/gas/NEWS b/gas/NEWS
index cf4e8ff7c951f8b54b4a5f794ca5eb2b122aa979..4473800e6cf203ecefde55a3488d141ec514d325 100644
--- a/gas/NEWS
+++ b/gas/NEWS
@@ -2,34 +2,53 @@
 
 Changes in 2.42:
 
-* Experimental support in GAS to synthesize CFI for ABI-conformant,
-  hand-written asm using the new command line option --scfi=experimental on
-  x86-64.  Only System V AMD64 ABI is supported.
+* Add support for the AArch64 Scalable Vector Extension version 2.1 (SVE2.1).
 
-* Add support for the Arm Scalable Vector Extension version 2.1 (SVE2.1)
-  instructions.
+* Add support for the AArch64 Scalable Matrix Extension version 2.1 (SME2.1).
 
-* Add support for the AArch64 Scalable Matrix Extension version 2.1 (SME2.1)
-  instructions.
+* Add support for the AArch64 BFloat16 to BFloat16 arithmetic for SVE2 and SME2
+  (B16B16).
 
-* Add support for 'armv8.9-a' and 'armv9.4-a' for -march in Arm GAS.
+* Add support for the AArch64 Reliability, Availability and Serviceability
+  extension v2 (RASv2).
 
-* Initial support for Intel APX: 32 GPRs, NDD, PUSH2/POP2 and PUSHP/POPP.
+* Add support for the AArch64 128-bit Atomic Instructions (LSE128).
 
-* On RISC-V macro instructions expanding to AUIPC and a load, store, or branch
-  no longer accept x0 as an intermediate and/or destination register.
+* Add support for the AArch64 Guarded Control Stack (GCS).
+
+* Add support for the AArch64 Check Feature Status Extension (CHK).
+
+* Add support for the AArch64 Enhanced Speculation Restriction Instructions
+  (SPECRES2).
+
+* Add support for the AArch64 Load-Acquire RCpc instructions version 3 (LRCPC3).
 
-* Add support for Reliability, Availability and Serviceability extension v2
-  (RASv2) for AArch64.
+* Add support for the AArch64 Translation Hardening Extension (THE).
 
-* Add support for 128-bit Atomic Instructions (LSE128) for AArch64.
+* Add support for the AArch64 Instruction Trace Extension (ITE).
 
-* Add support for Guarded Control Stack (GCS) for AArch64.
+* Add support for the AArch64 Translation Hardening Extension (THE).
 
-* Add support for AArch64 Check Feature Status Extension (CHK).
+* Add support for the AArch64 128-bit page table descriptors (D128).
+
+* Add support for the AArch64 XS memory attribute (XS).
+
+* Add support for '+fcma', '+jscvt', '+frintts', '+flagm2', '+rcpc2' and
+  '+wfxt' flags to enable existing AArch64 instructions.
 
 * Add support for 'armv8.9-a' and 'armv9.4-a' for -march in AArch64 GAS.
 
+* Add support for 'armv8.9-a' and 'armv9.4-a' for -march in Arm GAS.
+
+* Add support for Cortex-A520, Cortex-A720, Cortex-X3 and Cortex-X4 for
+  AArch64.
+
+* Experimental support in GAS to synthesize CFI for ABI-conformant,
+  hand-written asm using the new command line option --scfi=experimental on
+  x86-64.  Only System V AMD64 ABI is supported.
+
+* Initial support for Intel APX: 32 GPRs, NDD, PUSH2/POP2 and PUSHP/POPP.
+
 * Add support for Intel USER_MSR instructions.
 
 * Add support for Intel AVX10.1.
@@ -44,13 +63,8 @@ Changes in 2.42:
 
 * Add support for Intel AVX-VNNI-INT16 instructions.
 
-* Add support for Cortex-A520 for AArch64.
-
-* Add support for Cortex-A720 for AArch64.
-
-* Add support for Cortex-X3 for AArch64.
-
-* Add support for Cortex-X4 for AArch64.
+* On RISC-V macro instructions expanding to AUIPC and a load, store, or branch
+  no longer accept x0 as an intermediate and/or destination register.
 
 * Add support for RISC-V T-Head extensions (XTheadVector, XTheadZvlsseg
   and XTheadZvamo) from version 2.3.0 of the T-Head ISA manual.

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: gas: Update NEWS
  2024-01-23 18:48 gas: Update NEWS Andrew Carlotti
@ 2024-01-25 15:15 ` Nick Clifton
  0 siblings, 0 replies; 2+ messages in thread
From: Nick Clifton @ 2024-01-25 15:15 UTC (permalink / raw)
  To: Andrew Carlotti, binutils

Hi Andrew,

> Groups entries by architecture, and update AArch64 content.
> 
> Ok for master and 2.42 branch?

Approved for both - please apply.

Cheers
   Nick



^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2024-01-25 15:15 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2024-01-23 18:48 gas: Update NEWS Andrew Carlotti
2024-01-25 15:15 ` Nick Clifton

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).