* [PATCH] RISC-V: move comment describing rules for riscv_opcodes[]
@ 2023-08-07 7:00 Jan Beulich
2023-08-07 7:08 ` Nelson Chu
0 siblings, 1 reply; 2+ messages in thread
From: Jan Beulich @ 2023-08-07 7:00 UTC (permalink / raw)
To: Binutils; +Cc: Palmer Dabbelt, Andrew Waterman, Jim Wilson, Nelson Chu
It makes little sense to have this comment meanwhile over a hundred
lines ahead of the array. In fact until spotting the comment, I was
wondering why those pretty important aspects aren't spelled out
anywhere.
--- a/opcodes/riscv-opc.c
+++ b/opcodes/riscv-opc.c
@@ -131,16 +131,6 @@ const float riscv_fli_numval[32] =
0x1p+3, 0x1p+4, 0x1p+7, 0x1p+8, 0x1p+15, 0x1p+16, 0x0p+0, 0x0p+0
};
-/* The order of overloaded instructions matters. Label arguments and
- register arguments look the same. Instructions that can have either
- for arguments must apear in the correct order in this table for the
- assembler to pick the right one. In other words, entries with
- immediate operands must apear after the same instruction with
- registers.
-
- Because of the lookup algorithm used, entries with the same opcode
- name must be contiguous. */
-
#define MASK_RS1 (OP_MASK_RS1 << OP_SH_RS1)
#define MASK_RS2 (OP_MASK_RS2 << OP_SH_RS2)
#define MASK_RD (OP_MASK_RD << OP_SH_RD)
@@ -329,6 +319,16 @@ match_th_load_pair(const struct riscv_op
return rd1 != rd2 && rd1 != rs && rd2 != rs && match_opcode (op, insn);
}
+/* The order of overloaded instructions matters. Label arguments and
+ register arguments look the same. Instructions that can have either
+ for arguments must apear in the correct order in this table for the
+ assembler to pick the right one. In other words, entries with
+ immediate operands must apear after the same instruction with
+ registers.
+
+ Because of the lookup algorithm used, entries with the same opcode
+ name must be contiguous. */
+
const struct riscv_opcode riscv_opcodes[] =
{
/* name, xlen, isa, operands, match, mask, match_func, pinfo. */
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH] RISC-V: move comment describing rules for riscv_opcodes[]
2023-08-07 7:00 [PATCH] RISC-V: move comment describing rules for riscv_opcodes[] Jan Beulich
@ 2023-08-07 7:08 ` Nelson Chu
0 siblings, 0 replies; 2+ messages in thread
From: Nelson Chu @ 2023-08-07 7:08 UTC (permalink / raw)
To: Jan Beulich; +Cc: Binutils, Palmer Dabbelt, Andrew Waterman, Jim Wilson
[-- Attachment #1: Type: text/plain, Size: 1957 bytes --]
Looks reasonable, thanks.
Nelson
On Mon, Aug 7, 2023 at 3:00 PM Jan Beulich <jbeulich@suse.com> wrote:
> It makes little sense to have this comment meanwhile over a hundred
> lines ahead of the array. In fact until spotting the comment, I was
> wondering why those pretty important aspects aren't spelled out
> anywhere.
>
> --- a/opcodes/riscv-opc.c
> +++ b/opcodes/riscv-opc.c
> @@ -131,16 +131,6 @@ const float riscv_fli_numval[32] =
> 0x1p+3, 0x1p+4, 0x1p+7, 0x1p+8, 0x1p+15, 0x1p+16, 0x0p+0, 0x0p+0
> };
>
> -/* The order of overloaded instructions matters. Label arguments and
> - register arguments look the same. Instructions that can have either
> - for arguments must apear in the correct order in this table for the
> - assembler to pick the right one. In other words, entries with
> - immediate operands must apear after the same instruction with
> - registers.
> -
> - Because of the lookup algorithm used, entries with the same opcode
> - name must be contiguous. */
> -
> #define MASK_RS1 (OP_MASK_RS1 << OP_SH_RS1)
> #define MASK_RS2 (OP_MASK_RS2 << OP_SH_RS2)
> #define MASK_RD (OP_MASK_RD << OP_SH_RD)
> @@ -329,6 +319,16 @@ match_th_load_pair(const struct riscv_op
> return rd1 != rd2 && rd1 != rs && rd2 != rs && match_opcode (op, insn);
> }
>
> +/* The order of overloaded instructions matters. Label arguments and
> + register arguments look the same. Instructions that can have either
> + for arguments must apear in the correct order in this table for the
> + assembler to pick the right one. In other words, entries with
> + immediate operands must apear after the same instruction with
> + registers.
> +
> + Because of the lookup algorithm used, entries with the same opcode
> + name must be contiguous. */
> +
> const struct riscv_opcode riscv_opcodes[] =
> {
> /* name, xlen, isa, operands, match, mask, match_func, pinfo. */
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-08-07 7:08 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-08-07 7:00 [PATCH] RISC-V: move comment describing rules for riscv_opcodes[] Jan Beulich
2023-08-07 7:08 ` Nelson Chu
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).