public inbox for ecos-bugs@sourceware.org
help / color / mirror / Atom feed
* [Bug 1001133] New: STM32 SPI APB1 and APB2 bus clock frequency issue
@ 2011-01-27 13:53 bugzilla-daemon
0 siblings, 0 replies; 2+ messages in thread
From: bugzilla-daemon @ 2011-01-27 13:53 UTC (permalink / raw)
To: ecos-bugs
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001133
Summary: STM32 SPI APB1 and APB2 bus clock frequency issue
Product: eCos
Version: unknown
Platform: All
OS/Version: Cortex-M
Status: UNCONFIRMED
Severity: minor
Priority: low
Component: SPI
AssignedTo: unassigned@bugs.ecos.sourceware.org
ReportedBy: martin.blaser@intefo.ch
CC: ecos-bugs@ecos.sourceware.org
Class: Advice Request
The STM32 SPI driver implementation calculates the bus clock frequencies APB1
and APB2 with two #define. These defines do not consider that the HSE input
clock could be divided by 2
(CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE_HSE_HALF). If this option is
enabled, the frequencies are too high.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.
^ permalink raw reply [flat|nested] 2+ messages in thread
* [Bug 1001133] New: STM32 SPI APB1 and APB2 bus clock frequency issue
@ 2011-01-27 13:53 bugzilla-daemon
0 siblings, 0 replies; 2+ messages in thread
From: bugzilla-daemon @ 2011-01-27 13:53 UTC (permalink / raw)
To: unassigned
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001133
Summary: STM32 SPI APB1 and APB2 bus clock frequency issue
Product: eCos
Version: unknown
Platform: All
OS/Version: Cortex-M
Status: UNCONFIRMED
Severity: minor
Priority: low
Component: SPI
AssignedTo: unassigned@bugs.ecos.sourceware.org
ReportedBy: martin.blaser@intefo.ch
CC: ecos-bugs@ecos.sourceware.org
Class: Advice Request
The STM32 SPI driver implementation calculates the bus clock frequencies APB1
and APB2 with two #define. These defines do not consider that the HSE input
clock could be divided by 2
(CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_SOURCE_HSE_HALF). If this option is
enabled, the frequencies are too high.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are the assignee for the bug.
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2011-01-27 13:53 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2011-01-27 13:53 [Bug 1001133] New: STM32 SPI APB1 and APB2 bus clock frequency issue bugzilla-daemon
-- strict thread matches above, loose matches on Subject: below --
2011-01-27 13:53 bugzilla-daemon
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).