public inbox for
 help / color / mirror / Atom feed
From: "Gian Maria" <>
To: "'jerzy dyrda'" <>,	<>
Subject: R: STM32F107 on STM3210C-EVAL
Date: Mon, 28 Mar 2011 19:13:00 -0000	[thread overview]
Message-ID: <3E47EE2FBA0343E9B42A8DF0F8B8F5D9@Mr32bitPC> (raw)
In-Reply-To: <>

I agree with you for HSE configuration, for my opinion this type of settings
that are not common to all STM32 must be put under specific EVB.
Connectivity line is a little bit different respect other STM32.
For my tests I have implemented a new option like

            display         "HCLK divider 2"
            flavor          data
            default_value   5
            legal_values    { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }

And made a restriction in the EVB to set the right value
    requires      { CYGHWR_HAL_CORTEXM_STM32_CLOCK_PLL_DIV2 == 5}

In this way I can control the configuration, but I don't have to modify much
the original cdl.

My idea is to make STM3210C-EVAL running with eCos and RedBoot when all is
working I want to upload it, but I'm at the beginning and I have to study a
lot of eCos platform so I don't have a date.

Best regards Gian

-----Messaggio originale-----
[] Per conto di jerzy dyrda
Inviato: lunedì 28 marzo 2011 12:47
A:; Gian Maria
Oggetto: Re: STM32F107 on STM3210C-EVAL

Hello all,

On Monday 28 March 2011 11:51:45 wrote:
> There is only one thing left - the RCC differences. In RM there is a
> seperate section about RCC config for CL. But at the first look it seems
> that registers are compatible.
RCC registers are extended to support 2 extra PPL's with appropriate divider
and multiplier.
Main differences is that source of PLL clock it isn't anymore taken directly
from HSE or HSE/2 clock 
but it's introduced new divider PREDIV1 thus PLLSRC bit in RCC_CFGR register
has partially 
different meaning. And another issue is external crystal. It value is 25MHz
not 8 MHz like in 
STM3210E what causes need of using second PLL to produce CPU 72MHz.

HSE == 25MHz   /  PREDIV2 == 5 -> 5MHz   *  PLLMUL2 == 8 ->  
40MHz / PREDIV1 == 5 -> 8MHz * PLLMUL == 9 -> 72MHz = SYSCLK

It's looks ugly but above method it's used in ST source code for STM3210C
evaluation board.

Best regards

  reply	other threads:[~2011-03-28 19:13 UTC|newest]

Thread overview: 8+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2011-03-22 19:15 Gian Maria
2011-03-23 10:51 ` John Dallaway
2011-03-26 11:07   ` Ilija Kocho
2011-03-28  9:55 ` qber_
2011-03-28 10:47   ` jerzy dyrda
2011-03-28 19:13     ` Gian Maria [this message]
2011-03-28 11:34   ` Ilija Kocho
2011-04-14 10:59   ` mlazcoz

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=3E47EE2FBA0343E9B42A8DF0F8B8F5D9@Mr32bitPC \ \ \ \

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).