public inbox for ecos-discuss@sourceware.org
 help / color / mirror / Atom feed
* Re: Re: Re: [ECOS] Redboot
@ 2007-11-13 14:05 Syed Ismail
  2007-11-13 14:07 ` Andrew Lunn
  0 siblings, 1 reply; 2+ messages in thread
From: Syed Ismail @ 2007-11-13 14:05 UTC (permalink / raw)
  To: Andrew Lunn; +Cc: ecos-discuss




On Mon, 12 Nov 2007 Andrew Lunn wrote :
> > Hi
> >
> > I found that redboot configuration does not get 
> written into flash
> > properly. So, the checksum error. For example, config 
> key1 0BADFACE
> > gets written as FACEFACE. Where could be the issue.
> 
> You don't give me much information to go on here....
>
the flash device is spansion s29ws256P, 16 bit device. The processor is arm based. We are porting from a board with both nand and nor to a custom board having only nor flash. Here are answers to your questions. Please ask if not clear.
> 16/32 bit configuration for the FLASH?
16 bit
> How is the flash  attached to
> the data bus?
attached to processor through chip select cs0.
> Is it a 16 bit device or a 32 bit device?
16 bit 
> How is the
> flash driver configured?
#define CYGNUM_FLASH_INTERLEAVE (1)
#define CYGNUM_FLASH_SERIES     (1)
#define CYGNUM_FLASH_WIDTH      (16)
 CYGHWR_DEVS_FLASH_MXC_NOR,CYGHWR_DEVS_FLASH_MXC_NAND and CYGHWR_DEVS_FLASH_MXC_MULTI are enabled



--
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss

^ permalink raw reply	[flat|nested] 2+ messages in thread

* Re: Re: Re: [ECOS] Redboot
  2007-11-13 14:05 Re: Re: [ECOS] Redboot Syed Ismail
@ 2007-11-13 14:07 ` Andrew Lunn
  0 siblings, 0 replies; 2+ messages in thread
From: Andrew Lunn @ 2007-11-13 14:07 UTC (permalink / raw)
  To: Syed Ismail; +Cc: ecos-discuss

> > How is the flash  attached to
> > the data bus?
> attached to processor through chip select cs0.
> > Is it a 16 bit device or a 32 bit device?
> 16 bit 
> > How is the
> > flash driver configured?
> #define CYGNUM_FLASH_INTERLEAVE (1)
> #define CYGNUM_FLASH_SERIES     (1)
> #define CYGNUM_FLASH_WIDTH      (16)
>  CYGHWR_DEVS_FLASH_MXC_NOR,CYGHWR_DEVS_FLASH_MXC_NAND and CYGHWR_DEVS_FLASH_MXC_MULTI are enabled
 
Does the CPU know you have a 16 bit device connected to its 32 bit
data bus? Maybe you need to set the MMU up to allow this?

Also, have you tried Gary's suggestion. Force all reads to go through
the flash API, not direct from memory with a memcpy?

    Andrew
 

-- 
Before posting, please read the FAQ: http://ecos.sourceware.org/fom/ecos
and search the list archive: http://ecos.sourceware.org/ml/ecos-discuss

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2007-11-13 14:05 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2007-11-13 14:05 Re: Re: [ECOS] Redboot Syed Ismail
2007-11-13 14:07 ` Andrew Lunn

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).