public inbox for gcc-bugs@sourceware.org
help / color / mirror / Atom feed
* [Bug rtl-optimization/86901] [AArch64] Suboptimal register allocation for int/float reinterpret
[not found] <bug-86901-4@http.gcc.gnu.org/bugzilla/>
@ 2021-08-22 8:37 ` pinskia at gcc dot gnu.org
0 siblings, 0 replies; only message in thread
From: pinskia at gcc dot gnu.org @ 2021-08-22 8:37 UTC (permalink / raw)
To: gcc-bugs
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=86901
Andrew Pinski <pinskia at gcc dot gnu.org> changed:
What |Removed |Added
----------------------------------------------------------------------------
Keywords|ra |
Last reconfirmed|2020-05-16 00:00:00 |2021-8-22
Component|middle-end |rtl-optimization
--- Comment #2 from Andrew Pinski <pinskia at gcc dot gnu.org> ---
The DI mode comes from combine:
Trying 7 -> 8:
7: r98:SI=r96:SF#0 0>>0x14
8: r99:SI=r98:SI&0x7ff
REG_DEAD r98:SI
Successfully matched this instruction:
(set (subreg:DI (reg:SI 99) 0)
(zero_extract:DI (subreg:DI (reg/v:SF 96 [ y ]) 0)
(const_int 11 [0xb])
(const_int 20 [0x14])))
allowing combination of insns 7 and 8
original costs 16 + 4 = 20
replacement cost 16
deferring deletion of insn with uid = 7.
modifying insn i3 8: r99:SI#0=zero_extract(r96:SF#0,0xb,0x14)
deferring rescan insn with uid = 8.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2021-08-22 8:37 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
[not found] <bug-86901-4@http.gcc.gnu.org/bugzilla/>
2021-08-22 8:37 ` [Bug rtl-optimization/86901] [AArch64] Suboptimal register allocation for int/float reinterpret pinskia at gcc dot gnu.org
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).