public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r12-2744] IBM Z: Remove redundant V_HW_64 mode iterator.
@ 2021-08-04 16:42 Andreas Krebbel
0 siblings, 0 replies; only message in thread
From: Andreas Krebbel @ 2021-08-04 16:42 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:4e34925ef1aeab73e022d80149be8cec92c48667
commit r12-2744-g4e34925ef1aeab73e022d80149be8cec92c48667
Author: Andreas Krebbel <krebbel@linux.ibm.com>
Date: Wed Aug 4 18:40:10 2021 +0200
IBM Z: Remove redundant V_HW_64 mode iterator.
gcc/ChangeLog:
* config/s390/vector.md (V_HW_64): Remove mode iterator.
(*vec_load_pair<mode>): Use V_HW_2 instead of V_HW_64.
* config/s390/vx-builtins.md
(vec_scatter_element<V_HW_2:mode>_SI): Use V_HW_2 instead of
V_HW_64.
Diff:
---
gcc/config/s390/vector.md | 7 +++----
gcc/config/s390/vx-builtins.md | 14 +++++++-------
2 files changed, 10 insertions(+), 11 deletions(-)
diff --git a/gcc/config/s390/vector.md b/gcc/config/s390/vector.md
index 48dc564651e..d224165366e 100644
--- a/gcc/config/s390/vector.md
+++ b/gcc/config/s390/vector.md
@@ -36,7 +36,6 @@
(define_mode_iterator V_HW2 [V16QI V8HI V4SI V2DI V2DF (V4SF "TARGET_VXE")
(V1TF "TARGET_VXE") (TF "TARGET_VXE")])
-(define_mode_iterator V_HW_64 [V2DI V2DF])
(define_mode_iterator VT_HW_HSDT [V8HI V4SI V4SF V2DI V2DF V1TI V1TF TI TF])
(define_mode_iterator V_HW_HSD [V8HI V4SI (V4SF "TARGET_VXE") V2DI V2DF])
@@ -1972,9 +1971,9 @@
})
(define_insn "*vec_load_pair<mode>"
- [(set (match_operand:V_HW_64 0 "register_operand" "=v,v")
- (vec_concat:V_HW_64 (match_operand:<non_vec> 1 "register_operand" "d,v")
- (match_operand:<non_vec> 2 "register_operand" "d,v")))]
+ [(set (match_operand:V_HW_2 0 "register_operand" "=v,v")
+ (vec_concat:V_HW_2 (match_operand:<non_vec> 1 "register_operand" "d,v")
+ (match_operand:<non_vec> 2 "register_operand" "d,v")))]
"TARGET_VX"
"@
vlvgp\t%v0,%1,%2
diff --git a/gcc/config/s390/vx-builtins.md b/gcc/config/s390/vx-builtins.md
index 3799e833187..3e7b8541887 100644
--- a/gcc/config/s390/vx-builtins.md
+++ b/gcc/config/s390/vx-builtins.md
@@ -452,17 +452,17 @@
; A 31 bit target address is generated from 64 bit elements
; vsceg
-(define_insn "vec_scatter_element<V_HW_64:mode>_SI"
+(define_insn "vec_scatter_element<V_HW_2:mode>_SI"
[(set (mem:<non_vec>
(plus:SI (subreg:SI
- (unspec:<non_vec_int> [(match_operand:V_HW_64 1 "register_operand" "v")
- (match_operand:QI 3 "const_mask_operand" "C")]
+ (unspec:<non_vec_int> [(match_operand:V_HW_2 1 "register_operand" "v")
+ (match_operand:QI 3 "const_mask_operand" "C")]
UNSPEC_VEC_EXTRACT) 4)
- (match_operand:SI 2 "address_operand" "ZQ")))
- (unspec:<non_vec> [(match_operand:V_HW_64 0 "register_operand" "v")
+ (match_operand:SI 2 "address_operand" "ZQ")))
+ (unspec:<non_vec> [(match_operand:V_HW_2 0 "register_operand" "v")
(match_dup 3)] UNSPEC_VEC_EXTRACT))]
- "TARGET_VX && !TARGET_64BIT && UINTVAL (operands[3]) < GET_MODE_NUNITS (<V_HW_64:MODE>mode)"
- "vsce<V_HW_64:bhfgq>\t%v0,%O2(%v1,%R2),%3"
+ "TARGET_VX && !TARGET_64BIT && UINTVAL (operands[3]) < GET_MODE_NUNITS (<V_HW_2:MODE>mode)"
+ "vsce<V_HW_2:bhfgq>\t%v0,%O2(%v1,%R2),%3"
[(set_attr "op_type" "VRV")])
; Element size and target address size is the same
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2021-08-04 16:42 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-08-04 16:42 [gcc r12-2744] IBM Z: Remove redundant V_HW_64 mode iterator Andreas Krebbel
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).