public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc(refs/users/meissner/heads/work069)] Update insn count for XXSPLTIDP.
@ 2021-09-17 5:31 Michael Meissner
0 siblings, 0 replies; 3+ messages in thread
From: Michael Meissner @ 2021-09-17 5:31 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:1a3018766c3196e7f4a989456585cdd2c3e98fbb
commit 1a3018766c3196e7f4a989456585cdd2c3e98fbb
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Fri Sep 17 01:30:43 2021 -0400
Update insn count for XXSPLTIDP.
This patch updates the insn count once the XXSPLTIDP instruction is generated.
2021-09-17 Michael Meissner <meissner@linux.ibm.com>
gcc/testsuite/
* gcc.target/powerpc/pr86731-fwrapv-longlong.c: Update insn
regex for power10.
Diff:
---
gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c | 9 +++++----
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c b/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
index bd1502bb30a..dcb30e1d886 100644
--- a/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
+++ b/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
@@ -24,11 +24,12 @@ vector signed long long splats4(void)
return (vector signed long long) vec_sl(mzero, mzero);
}
-/* Codegen will consist of splat and shift instructions for most types.
- If folding is enabled, the vec_sl tests using vector long long type will
- generate a lvx instead of a vspltisw+vsld pair. */
+/* Codegen will consist of splat and shift instructions for most types. If
+ folding is enabled, the vec_sl tests using vector long long type will
+ generate a lvx instead of a vspltisw+vsld pair. On power10, it will
+ generate a xxspltidp instruction instead of the lvx. */
/* { dg-final { scan-assembler-times {\mvspltis[bhw]\M} 0 } } */
/* { dg-final { scan-assembler-times {\mvsl[bhwd]\M} 0 } } */
-/* { dg-final { scan-assembler-times {\mp?lxv\M|\mlxv\M|\mlxvd2x\M} 2 } } */
+/* { dg-final { scan-assembler-times {\mp?lxv\M|\mlxv\M|\mlxvd2x\M|\mxxspltidp\M} 2 } } */
^ permalink raw reply [flat|nested] 3+ messages in thread
* [gcc(refs/users/meissner/heads/work069)] Update insn count for XXSPLTIDP.
@ 2021-09-16 18:22 Michael Meissner
0 siblings, 0 replies; 3+ messages in thread
From: Michael Meissner @ 2021-09-16 18:22 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:9b532278435260ac45db9d33edd40801d0090ad8
commit 9b532278435260ac45db9d33edd40801d0090ad8
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Thu Sep 16 14:22:13 2021 -0400
Update insn count for XXSPLTIDP.
This patch updates the insn count on a new test.
2021-09-16 Michael Meissner <meissner@linux.ibm.com>
gcc/testsuite/
* gcc.target/powerpc/vec-splat-constant-di.c: Update insn count.
Diff:
---
gcc/testsuite/gcc.target/powerpc/vec-splat-constant-di.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/gcc/testsuite/gcc.target/powerpc/vec-splat-constant-di.c b/gcc/testsuite/gcc.target/powerpc/vec-splat-constant-di.c
index dd896e5385d..75714d0b11d 100644
--- a/gcc/testsuite/gcc.target/powerpc/vec-splat-constant-di.c
+++ b/gcc/testsuite/gcc.target/powerpc/vec-splat-constant-di.c
@@ -67,4 +67,4 @@ scalar_pi (void)
return d;
}
-/* { dg-final { scan-assembler-times {\mxxspltidp\M} 1 } } */
+/* { dg-final { scan-assembler-times {\mxxspltidp\M} 2 } } */
^ permalink raw reply [flat|nested] 3+ messages in thread
* [gcc(refs/users/meissner/heads/work069)] Update insn count for XXSPLTIDP.
@ 2021-09-16 17:32 Michael Meissner
0 siblings, 0 replies; 3+ messages in thread
From: Michael Meissner @ 2021-09-16 17:32 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:bffd0773b73e3f562d8bf6fe40ef9cb9dd70f042
commit bffd0773b73e3f562d8bf6fe40ef9cb9dd70f042
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Thu Sep 16 13:32:34 2021 -0400
Update insn count for XXSPLTIDP.
This patch updates the insn count once the XXSPLTIDP instruction is generated.
2021-09-16 Michael Meissner <meissner@linux.ibm.com>
gcc/testsuite/
* gcc.target/powerpc/pr86731-fwrapv-longlong.c: Update insn
regex for power10.
Diff:
---
gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c | 9 +++++----
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c b/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
index bd1502bb30a..dcb30e1d886 100644
--- a/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
+++ b/gcc/testsuite/gcc.target/powerpc/pr86731-fwrapv-longlong.c
@@ -24,11 +24,12 @@ vector signed long long splats4(void)
return (vector signed long long) vec_sl(mzero, mzero);
}
-/* Codegen will consist of splat and shift instructions for most types.
- If folding is enabled, the vec_sl tests using vector long long type will
- generate a lvx instead of a vspltisw+vsld pair. */
+/* Codegen will consist of splat and shift instructions for most types. If
+ folding is enabled, the vec_sl tests using vector long long type will
+ generate a lvx instead of a vspltisw+vsld pair. On power10, it will
+ generate a xxspltidp instruction instead of the lvx. */
/* { dg-final { scan-assembler-times {\mvspltis[bhw]\M} 0 } } */
/* { dg-final { scan-assembler-times {\mvsl[bhwd]\M} 0 } } */
-/* { dg-final { scan-assembler-times {\mp?lxv\M|\mlxv\M|\mlxvd2x\M} 2 } } */
+/* { dg-final { scan-assembler-times {\mp?lxv\M|\mlxv\M|\mlxvd2x\M|\mxxspltidp\M} 2 } } */
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2021-09-17 5:31 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-09-17 5:31 [gcc(refs/users/meissner/heads/work069)] Update insn count for XXSPLTIDP Michael Meissner
-- strict thread matches above, loose matches on Subject: below --
2021-09-16 18:22 Michael Meissner
2021-09-16 17:32 Michael Meissner
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).