public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r11-9167] amdgcn: Fix assembler version incompatibility
@ 2021-10-18  8:57 Tobias Burnus
  0 siblings, 0 replies; only message in thread
From: Tobias Burnus @ 2021-10-18  8:57 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:23ced2dc8346dd9670fc2a160f2e06b2d2e86a47

commit r11-9167-g23ced2dc8346dd9670fc2a160f2e06b2d2e86a47
Author: Andrew Stubbs <ams@codesourcery.com>
Date:   Thu Sep 30 17:50:33 2021 +0100

    amdgcn: Fix assembler version incompatibility
    
    This is another case of the global_load instruction format changing in LLVM
    (because they fixed a bug).  The configure test is already in place to detect
    what is needed.
    
    gcc/ChangeLog:
    
            * config/gcn/gcn-valu.md (gather<mode>_insn_2offsets<exec>): Apply
            HAVE_GCN_ASM_GLOBAL_LOAD_FIXED.
            (scatter<mode>_insn_2offsets<exec_scatter>): Likewise.
    
    (cherry picked from commit 81c362c7c2bccd72d798bf7ea6c74d4b1cc3931f)

Diff:
---
 gcc/config/gcn/gcn-valu.md | 16 ++++++++++++----
 1 file changed, 12 insertions(+), 4 deletions(-)

diff --git a/gcc/config/gcn/gcn-valu.md b/gcc/config/gcn/gcn-valu.md
index 84ff67508b9..01fdce64d42 100644
--- a/gcc/config/gcn/gcn-valu.md
+++ b/gcc/config/gcn/gcn-valu.md
@@ -827,8 +827,12 @@
 	/* Work around assembler bug in which a 64-bit register is expected,
 	but a 32-bit value would be correct.  */
 	int reg = REGNO (operands[2]) - FIRST_VGPR_REG;
-	sprintf (buf, "global_load%%o0\t%%0, v[%d:%d], %%1 offset:%%3%s\;"
-		      "s_waitcnt\tvmcnt(0)", reg, reg + 1, glc);
+	if (HAVE_GCN_ASM_GLOBAL_LOAD_FIXED)
+	  sprintf (buf, "global_load%%o0\t%%0, v%d, %%1 offset:%%3%s\;"
+			"s_waitcnt\tvmcnt(0)", reg, glc);
+	else
+	  sprintf (buf, "global_load%%o0\t%%0, v[%d:%d], %%1 offset:%%3%s\;"
+			"s_waitcnt\tvmcnt(0)", reg, reg + 1, glc);
       }
     else
       gcc_unreachable ();
@@ -958,8 +962,12 @@
 	/* Work around assembler bug in which a 64-bit register is expected,
 	but a 32-bit value would be correct.  */
 	int reg = REGNO (operands[1]) - FIRST_VGPR_REG;
-	sprintf (buf, "global_store%%s3\tv[%d:%d], %%3, %%0 offset:%%2%s",
-		 reg, reg + 1, glc);
+	if (HAVE_GCN_ASM_GLOBAL_LOAD_FIXED)
+	  sprintf (buf, "global_store%%s3\tv%d, %%3, %%0 offset:%%2%s",
+		   reg, glc);
+	else
+	  sprintf (buf, "global_store%%s3\tv[%d:%d], %%3, %%0 offset:%%2%s",
+		   reg, reg + 1, glc);
       }
     else
       gcc_unreachable ();


^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2021-10-18  8:57 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-10-18  8:57 [gcc r11-9167] amdgcn: Fix assembler version incompatibility Tobias Burnus

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).