public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r13-2832] Fix typo in chapter level for RISC-V attributes
@ 2022-09-25  7:32 Torbjorn Svensson
  0 siblings, 0 replies; only message in thread
From: Torbjorn Svensson @ 2022-09-25  7:32 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:323c38c915f34883439e9e53b9eac5fe07cb8378

commit r13-2832-g323c38c915f34883439e9e53b9eac5fe07cb8378
Author: Torbjörn SVENSSON <torbjorn.svensson@foss.st.com>
Date:   Fri Sep 23 20:38:45 2022 +0200

    Fix typo in chapter level for RISC-V attributes
    
    The "RISC-V specific attributes" section should be at the same level
    as "PowerPC-specific attributes".
    
    gcc/ChangeLog:
    
            * doc/sourcebuild.texi: Fix chapter level.
    
    Signed-off-by: Torbjörn SVENSSON  <torbjorn.svensson@foss.st.com>

Diff:
---
 gcc/doc/sourcebuild.texi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/gcc/doc/sourcebuild.texi b/gcc/doc/sourcebuild.texi
index 760ff9559a6..52357cc7aee 100644
--- a/gcc/doc/sourcebuild.texi
+++ b/gcc/doc/sourcebuild.texi
@@ -2447,7 +2447,7 @@ PowerPC target pre-defines macro _ARCH_PWR9 which means the @code{-mcpu}
 setting is Power9 or later.
 @end table
 
-@subsection RISC-V specific attributes
+@subsubsection RISC-V specific attributes
 
 @table @code

^ permalink raw reply	[flat|nested] only message in thread
only message in thread, other threads:[~2022-09-25  7:32 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-09-25  7:32 [gcc r13-2832] Fix typo in chapter level for RISC-V attributes Torbjorn Svensson

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).