public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
From: Kito Cheng <kito@gcc.gnu.org>
To: gcc-cvs@gcc.gnu.org
Subject: [gcc r13-3502] RISC-V: Adjust table indentation in commnet for riscv-modes.def
Date: Wed, 26 Oct 2022 08:37:20 +0000 (GMT)	[thread overview]
Message-ID: <20221026083720.D6823398C3C7@sourceware.org> (raw)

https://gcc.gnu.org/g:0ef04aa86a4c7a7535ef1fac02c2457282bc9172

commit r13-3502-g0ef04aa86a4c7a7535ef1fac02c2457282bc9172
Author: Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
Date:   Mon Oct 24 22:24:14 2022 +0800

    RISC-V: Adjust table indentation in commnet for riscv-modes.def
    
    gcc/ChangeLog:
    
            * config/riscv/riscv-modes.def: Adjust table indentation in commnet.

Diff:
---
 gcc/config/riscv/riscv-modes.def | 46 ++++++++++++++++++++--------------------
 1 file changed, 23 insertions(+), 23 deletions(-)

diff --git a/gcc/config/riscv/riscv-modes.def b/gcc/config/riscv/riscv-modes.def
index 95f69e87e23..ea88442e117 100644
--- a/gcc/config/riscv/riscv-modes.def
+++ b/gcc/config/riscv/riscv-modes.def
@@ -71,29 +71,29 @@ ADJUST_BYTESIZE (VNx64BI, riscv_vector_chunks * riscv_bytes_per_vector_chunk);
 
 /*
    | Mode        | MIN_VLEN=32 | MIN_VLEN=32 | MIN_VLEN=64 | MIN_VLEN=64 |
-   |             | LMUL        |  SEW/LMUL   | LMUL        | SEW/LMUL    |
-   | VNx1QI      | MF4         |  32         | MF8         | 64          |
-   | VNx2QI      | MF2         |  16         | MF4         | 32          |
-   | VNx4QI      | M1          |  8          | MF2         | 16          |
-   | VNx8QI      | M2          |  4          | M1          | 8           |
-   | VNx16QI     | M4          |  2          | M2          | 4           |
-   | VNx32QI     | M8          |  1          | M4          | 2           |
-   | VNx64QI     | N/A         |  N/A        | M8          | 1           |
-   | VNx1(HI|HF) | MF2         |  32         | MF4         | 64          |
-   | VNx2(HI|HF) | M1          |  16         | MF2         | 32          |
-   | VNx4(HI|HF) | M2          |  8          | M1          | 16          |
-   | VNx8(HI|HF) | M4          |  4          | M2          | 8           |
-   | VNx16(HI|HF)| M8          |  2          | M4          | 4           |
-   | VNx32(HI|HF)| N/A         |  N/A        | M8          | 2           |
-   | VNx1(SI|SF) | M1          |  32         | MF2         | 64          |
-   | VNx2(SI|SF) | M2          |  16         | M1          | 32          |
-   | VNx4(SI|SF) | M4          |  8          | M2          | 16          |
-   | VNx8(SI|SF) | M8          |  4          | M4          | 8           |
-   | VNx16(SI|SF)| N/A         |  N/A        | M8          | 4           |
-   | VNx1(DI|DF) | N/A         |  N/A        | M1          | 64          |
-   | VNx2(DI|DF) | N/A         |  N/A        | M2          | 32          |
-   | VNx4(DI|DF) | N/A         |  N/A        | M4          | 16          |
-   | VNx8(DI|DF) | N/A         |  N/A        | M8          | 8           |
+   |             | LMUL        | SEW/LMUL    | LMUL        | SEW/LMUL    |
+   | VNx1QI      | MF4         | 32          | MF8         | 64          |
+   | VNx2QI      | MF2         | 16          | MF4         | 32          |
+   | VNx4QI      | M1          | 8           | MF2         | 16          |
+   | VNx8QI      | M2          | 4           | M1          | 8           |
+   | VNx16QI     | M4          | 2           | M2          | 4           |
+   | VNx32QI     | M8          | 1           | M4          | 2           |
+   | VNx64QI     | N/A         | N/A         | M8          | 1           |
+   | VNx1(HI|HF) | MF2         | 32          | MF4         | 64          |
+   | VNx2(HI|HF) | M1          | 16          | MF2         | 32          |
+   | VNx4(HI|HF) | M2          | 8           | M1          | 16          |
+   | VNx8(HI|HF) | M4          | 4           | M2          | 8           |
+   | VNx16(HI|HF)| M8          | 2           | M4          | 4           |
+   | VNx32(HI|HF)| N/A         | N/A         | M8          | 2           |
+   | VNx1(SI|SF) | M1          | 32          | MF2         | 64          |
+   | VNx2(SI|SF) | M2          | 16          | M1          | 32          |
+   | VNx4(SI|SF) | M4          | 8           | M2          | 16          |
+   | VNx8(SI|SF) | M8          | 4           | M4          | 8           |
+   | VNx16(SI|SF)| N/A         | N/A         | M8          | 4           |
+   | VNx1(DI|DF) | N/A         | N/A         | M1          | 64          |
+   | VNx2(DI|DF) | N/A         | N/A         | M2          | 32          |
+   | VNx4(DI|DF) | N/A         | N/A         | M4          | 16          |
+   | VNx8(DI|DF) | N/A         | N/A         | M8          | 8           |
 */
 
 /* Define RVV modes whose sizes are multiples of 64-bit chunks.  */

                 reply	other threads:[~2022-10-26  8:37 UTC|newest]

Thread overview: [no followups] expand[flat|nested]  mbox.gz  Atom feed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20221026083720.D6823398C3C7@sourceware.org \
    --to=kito@gcc.gnu.org \
    --cc=gcc-cvs@gcc.gnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).