[gcc r13-5874] RISC-V: Add vwsub.wx C API tests

[gcc r13-5874] RISC-V: Add vwsub.wx C API tests

[Kito Cheng]

https://gcc.gnu.org/g:931b3d88313661128946775f9e8517c76111d891

commit r13-5874-g931b3d88313661128946775f9e8517c76111d891
Author: Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
Date:   Tue Feb 7 14:24:44 2023 +0800

    RISC-V: Add vwsub.wx C API tests
    
    gcc/testsuite/ChangeLog:
    
            * gcc.target/riscv/rvv/base/vwsub_wx-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx-3.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_m-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_m-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_m-3.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c: New test.
            * gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c: New test.

Diff:
---
 .../gcc.target/riscv/rvv/base/vwsub_wx-1.c         | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx-2.c         | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx-3.c         | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-1.c       | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-2.c       | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-3.c       | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c      | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c     | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c     | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c     | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c    | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c    | 111 +++++++++++++++++++++
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c    | 111 +++++++++++++++++++++
 18 files changed, 1998 insertions(+)

diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c
new file mode 100644
index 00000000000..1cf611427f8
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4(op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2(op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1(op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2(op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4(op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8(op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2(op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1(op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2(op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4(op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8(op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1(op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2(op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4(op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8(op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c
new file mode 100644
index 00000000000..a04af072a9b
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4(op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2(op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1(op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2(op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4(op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8(op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2(op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1(op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2(op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4(op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8(op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1(op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2(op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4(op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8(op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c
new file mode 100644
index 00000000000..9e94117648e
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4(vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4(op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2(vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2(op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1(vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1(op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2(vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2(op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4(vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4(op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8(vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8(op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2(vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2(op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1(vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1(op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2(vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2(op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4(vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4(op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8(vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8(op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1(vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1(op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2(vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2(op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4(vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4(op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8(vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8(op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c
new file mode 100644
index 00000000000..925333d07ba
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c
new file mode 100644
index 00000000000..65b10c66534
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c
new file mode 100644
index 00000000000..4321ccb52df
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_m-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_m(vbool64_t mask,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_m(mask,op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_m(vbool32_t mask,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_m(mask,op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_m(vbool16_t mask,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_m(mask,op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_m(vbool8_t mask,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_m(mask,op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_m(vbool4_t mask,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_m(mask,op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_m(vbool2_t mask,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_m(mask,op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_m(vbool64_t mask,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_m(mask,op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_m(vbool32_t mask,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_m(mask,op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_m(vbool16_t mask,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_m(mask,op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_m(vbool8_t mask,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_m(mask,op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_m(vbool4_t mask,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_m(mask,op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_m(vbool64_t mask,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_m(mask,op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_m(vbool32_t mask,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_m(mask,op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_m(vbool16_t mask,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_m(mask,op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_m(vbool8_t mask,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_m(mask,op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c
new file mode 100644
index 00000000000..4fbd6409bb5
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c
new file mode 100644
index 00000000000..06ebfeb30af
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c
new file mode 100644
index 00000000000..773e92a08c0
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_mu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_mu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_mu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_mu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_mu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_mu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_mu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_mu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_mu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_mu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_mu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_mu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_mu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_mu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_mu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_mu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_mu(mask,merge,op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*t[au],\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c
new file mode 100644
index 00000000000..f57f3ad70ce
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c
new file mode 100644
index 00000000000..3667c824da3
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c
new file mode 100644
index 00000000000..9f0beb47348
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tu(vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tu(merge,op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tu(vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tu(merge,op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tu(vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tu(merge,op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tu(vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tu(merge,op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tu(vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tu(merge,op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tu(vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tu(merge,op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tu(vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tu(merge,op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tu(vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tu(merge,op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tu(vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tu(merge,op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tu(vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tu(merge,op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tu(vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tu(merge,op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tu(vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tu(merge,op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tu(vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tu(merge,op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tu(vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tu(merge,op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tu(vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tu(merge,op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c
new file mode 100644
index 00000000000..6f187798d53
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c
new file mode 100644
index 00000000000..65037d4b7f0
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c
new file mode 100644
index 00000000000..f0b6891d1ff
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tum(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tum(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tum(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tum(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tum(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tum(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tum(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tum(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tum(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tum(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tum(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tum(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tum(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tum(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tum(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tum(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tum(mask,merge,op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*m[au]\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c
new file mode 100644
index 00000000000..d3221238bcb
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,vl);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c
new file mode 100644
index 00000000000..a20e58b125d
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,31);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c
new file mode 100644
index 00000000000..f5a66ff2c12
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c
@@ -0,0 +1,111 @@
+/* { dg-do compile } */
+/* { dg-options "-march=rv32gcv -mabi=ilp32 -O3 -fno-schedule-insns -fno-schedule-insns2" } */
+
+#include "riscv_vector.h"
+
+vint16mf4_t test___riscv_vwsub_wx_i16mf4_tumu(vbool64_t mask,vint16mf4_t merge,vint16mf4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf4_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16mf2_t test___riscv_vwsub_wx_i16mf2_tumu(vbool32_t mask,vint16mf2_t merge,vint16mf2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16mf2_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m1_t test___riscv_vwsub_wx_i16m1_tumu(vbool16_t mask,vint16m1_t merge,vint16m1_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m1_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m2_t test___riscv_vwsub_wx_i16m2_tumu(vbool8_t mask,vint16m2_t merge,vint16m2_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m2_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m4_t test___riscv_vwsub_wx_i16m4_tumu(vbool4_t mask,vint16m4_t merge,vint16m4_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m4_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint16m8_t test___riscv_vwsub_wx_i16m8_tumu(vbool2_t mask,vint16m8_t merge,vint16m8_t op1,int8_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i16m8_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32mf2_t test___riscv_vwsub_wx_i32mf2_tumu(vbool64_t mask,vint32mf2_t merge,vint32mf2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32mf2_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m1_t test___riscv_vwsub_wx_i32m1_tumu(vbool32_t mask,vint32m1_t merge,vint32m1_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m1_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m2_t test___riscv_vwsub_wx_i32m2_tumu(vbool16_t mask,vint32m2_t merge,vint32m2_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m2_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m4_t test___riscv_vwsub_wx_i32m4_tumu(vbool8_t mask,vint32m4_t merge,vint32m4_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m4_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint32m8_t test___riscv_vwsub_wx_i32m8_tumu(vbool4_t mask,vint32m8_t merge,vint32m8_t op1,int16_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i32m8_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m1_t test___riscv_vwsub_wx_i64m1_tumu(vbool64_t mask,vint64m1_t merge,vint64m1_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m1_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m2_t test___riscv_vwsub_wx_i64m2_tumu(vbool32_t mask,vint64m2_t merge,vint64m2_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m2_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m4_t test___riscv_vwsub_wx_i64m4_tumu(vbool16_t mask,vint64m4_t merge,vint64m4_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m4_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+vint64m8_t test___riscv_vwsub_wx_i64m8_tumu(vbool8_t mask,vint64m8_t merge,vint64m8_t op1,int32_t op2,size_t vl)
+{
+    return __riscv_vwsub_wx_i64m8_tumu(mask,merge,op1,0xAA,32);
+}
+
+
+
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf8,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e8,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*mf2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m1,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m2,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */
+/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e32,\s*m4,\s*tu,\s*mu\s+vwsub\.wx\s+v[0-9]+,\s*v[0-9]+,\s*[a-x0-9]+,\s*v0.t} 1 } } */