public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc(refs/users/meissner/heads/work119)] Combine variable element vec_extract of V4SF with DF convert.
@ 2023-04-21 3:55 Michael Meissner
0 siblings, 0 replies; 4+ messages in thread
From: Michael Meissner @ 2023-04-21 3:55 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:408d9588fe043ab09daf72a23c2cf0a0e9eb3531
commit 408d9588fe043ab09daf72a23c2cf0a0e9eb3531
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Thu Apr 20 23:54:37 2023 -0400
Combine variable element vec_extract of V4SF with DF convert.
This patch adds a combine insn that merges loading up a vec_extract of V4SFmode
where the element number is variable combined with a conversion to DFmode.
2023-04-21 Michael Meissner <meissner@linux.ibm.com>
gcc/
* config/rs6000/vsx.md (vsx_extract_v4sf_var_load_to_df): New insn.
Diff:
---
gcc/config/rs6000/vsx.md | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md
index bb06abceb00..c5c2920fcd1 100644
--- a/gcc/config/rs6000/vsx.md
+++ b/gcc/config/rs6000/vsx.md
@@ -3637,6 +3637,24 @@
}
[(set_attr "type" "fpload,load")])
+(define_insn_and_split "*vsx_extract_v4sf_var_load_to_df"
+ [(set (match_operand:DF 0 "gpc_reg_operand" "=wa")
+ (float_extend:DF
+ (unspec:SF [(match_operand:V4SF 1 "memory_operand" "Q")
+ (match_operand:DI 2 "gpc_reg_operand" "r")]
+ UNSPEC_VSX_EXTRACT)))
+ (clobber (match_scratch:DI 3 "=&b"))]
+ "VECTOR_MEM_VSX_P (V4SFmode) && TARGET_DIRECT_MOVE_64BIT"
+ "#"
+ "&& reload_completed"
+ [(set (match_dup 0)
+ (float_extend:DF (match_dup 4)))]
+{
+ operands[4] = rs6000_adjust_vec_address (operands[0], operands[1], operands[2],
+ operands[3], SFmode);
+}
+ [(set_attr "type" "fpload")])
+
;; Expand the builtin form of xxpermdi to canonical rtl.
(define_expand "vsx_xxpermdi_<mode>"
[(match_operand:VSX_L 0 "vsx_register_operand")
^ permalink raw reply [flat|nested] 4+ messages in thread
* [gcc(refs/users/meissner/heads/work119)] Combine variable element vec_extract of V4SF with DF convert.
@ 2023-04-21 4:02 Michael Meissner
0 siblings, 0 replies; 4+ messages in thread
From: Michael Meissner @ 2023-04-21 4:02 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:cbad65bd5d95dcabcf8d72dc0b71e85c4d67f806
commit cbad65bd5d95dcabcf8d72dc0b71e85c4d67f806
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Fri Apr 21 00:02:25 2023 -0400
Combine variable element vec_extract of V4SF with DF convert.
This patch adds a combine insn that merges loading up a vec_extract of V4SFmode
where the element number is variable combined with a conversion to DFmode.
2023-04-21 Michael Meissner <meissner@linux.ibm.com>
gcc/
* config/rs6000/vsx.md (vsx_extract_v4sf_var_load_to_df): New insn.
Diff:
---
gcc/config/rs6000/vsx.md | 21 +++++++++++++++++++++
1 file changed, 21 insertions(+)
diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md
index bb06abceb00..b234b807087 100644
--- a/gcc/config/rs6000/vsx.md
+++ b/gcc/config/rs6000/vsx.md
@@ -3637,6 +3637,27 @@
}
[(set_attr "type" "fpload,load")])
+;; Combine V4SF extract from memory with a variable element number with
+;; conversion to DFmode.
+(define_insn_and_split "*vsx_extract_v4sf_var_load_to_df"
+ [(set (match_operand:DF 0 "gpc_reg_operand" "=wa")
+ (float_extend:DF
+ (unspec:SF [(match_operand:V4SF 1 "memory_operand" "Q")
+ (match_operand:DI 2 "gpc_reg_operand" "r")]
+ UNSPEC_VSX_EXTRACT)))
+ (clobber (match_scratch:DI 3 "=&b"))]
+ "VECTOR_MEM_VSX_P (V4SFmode) && TARGET_DIRECT_MOVE_64BIT"
+ "#"
+ "&& 1"
+ [(set (match_dup 0)
+ (float_extend:DF (match_dup 4)))]
+{
+ operands[4] = rs6000_adjust_vec_address (operands[0], operands[1], operands[2],
+ operands[3], SFmode);
+}
+ [(set_attr "type" "fpload")
+ (set_attr "length" "12")])
+
;; Expand the builtin form of xxpermdi to canonical rtl.
(define_expand "vsx_xxpermdi_<mode>"
[(match_operand:VSX_L 0 "vsx_register_operand")
^ permalink raw reply [flat|nested] 4+ messages in thread
* [gcc(refs/users/meissner/heads/work119)] Combine variable element vec_extract of V4SF with DF convert.
@ 2023-04-20 23:47 Michael Meissner
0 siblings, 0 replies; 4+ messages in thread
From: Michael Meissner @ 2023-04-20 23:47 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:42c47ef2977a7f97a4dee7c9ca4f50fd1ef68cab
commit 42c47ef2977a7f97a4dee7c9ca4f50fd1ef68cab
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Thu Apr 20 19:47:12 2023 -0400
Combine variable element vec_extract of V4SF with DF convert.
This patch adds a combine insn that merges loading up a vec_extract of V4SFmode
where the element number is variable combined with a conversion to DFmode.
2023-04-20 Michael Meissner <meissner@linux.ibm.com>
gcc/
* config/rs6000/vsx.md (vsx_extract_v4sf_var_load_to_df): New insn.
Diff:
---
gcc/config/rs6000/vsx.md | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md
index bb06abceb00..c5c2920fcd1 100644
--- a/gcc/config/rs6000/vsx.md
+++ b/gcc/config/rs6000/vsx.md
@@ -3637,6 +3637,24 @@
}
[(set_attr "type" "fpload,load")])
+(define_insn_and_split "*vsx_extract_v4sf_var_load_to_df"
+ [(set (match_operand:DF 0 "gpc_reg_operand" "=wa")
+ (float_extend:DF
+ (unspec:SF [(match_operand:V4SF 1 "memory_operand" "Q")
+ (match_operand:DI 2 "gpc_reg_operand" "r")]
+ UNSPEC_VSX_EXTRACT)))
+ (clobber (match_scratch:DI 3 "=&b"))]
+ "VECTOR_MEM_VSX_P (V4SFmode) && TARGET_DIRECT_MOVE_64BIT"
+ "#"
+ "&& reload_completed"
+ [(set (match_dup 0)
+ (float_extend:DF (match_dup 4)))]
+{
+ operands[4] = rs6000_adjust_vec_address (operands[0], operands[1], operands[2],
+ operands[3], SFmode);
+}
+ [(set_attr "type" "fpload")])
+
;; Expand the builtin form of xxpermdi to canonical rtl.
(define_expand "vsx_xxpermdi_<mode>"
[(match_operand:VSX_L 0 "vsx_register_operand")
^ permalink raw reply [flat|nested] 4+ messages in thread
* [gcc(refs/users/meissner/heads/work119)] Combine variable element vec_extract of V4SF with DF convert.
@ 2023-04-20 20:19 Michael Meissner
0 siblings, 0 replies; 4+ messages in thread
From: Michael Meissner @ 2023-04-20 20:19 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:70c65eb3337ab6fc5e27a5aeca4ea4519a8a2f4d
commit 70c65eb3337ab6fc5e27a5aeca4ea4519a8a2f4d
Author: Michael Meissner <meissner@linux.ibm.com>
Date: Thu Apr 20 16:18:50 2023 -0400
Combine variable element vec_extract of V4SF with DF convert.
This patch adds a combine insn that merges loading up a vec_extract of V4SFmode
where the element number is variable combined with a conversion to DFmode.
2023-04-20 Michael Meissner <meissner@linux.ibm.com>
gcc/
* config/rs6000/vsx.md (vsx_extract_v4sf_var_load_to_df): New insn.
Diff:
---
gcc/config/rs6000/vsx.md | 18 ++++++++++++++++++
1 file changed, 18 insertions(+)
diff --git a/gcc/config/rs6000/vsx.md b/gcc/config/rs6000/vsx.md
index 4ed577a9e6c..c55ad502962 100644
--- a/gcc/config/rs6000/vsx.md
+++ b/gcc/config/rs6000/vsx.md
@@ -3637,6 +3637,24 @@
}
[(set_attr "type" "fpload,load")])
+(define_insn_and_split "*vsx_extract_v4sf_var_load_to_df"
+ [(set (match_operand:DF 0 "gpc_reg_operand" "=wa")
+ (float_extend:DF
+ (unspec:SF [(match_operand:V4SF 1 "memory_operand" "Q")
+ (match_operand:DI 2 "gpc_reg_operand" "r")]
+ UNSPEC_VSX_EXTRACT)))
+ (clobber (match_scratch:DI 3 "=&b"))]
+ "VECTOR_MEM_VSX_P (V4SFmode) && TARGET_DIRECT_MOVE_64BIT"
+ "#"
+ "&& reload_completed"
+ [(set (match_dup 0)
+ (float_extend:DF (match_dup 4)))]
+{
+ operands[4] = rs6000_adjust_vec_address (operands[0], operands[1], operands[2],
+ operands[3], SFmode);
+}
+ [(set_attr "type" "fpload")])
+
;; Expand the builtin form of xxpermdi to canonical rtl.
(define_expand "vsx_xxpermdi_<mode>"
[(match_operand:VSX_L 0 "vsx_register_operand")
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2023-04-21 4:02 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-04-21 3:55 [gcc(refs/users/meissner/heads/work119)] Combine variable element vec_extract of V4SF with DF convert Michael Meissner
-- strict thread matches above, loose matches on Subject: below --
2023-04-21 4:02 Michael Meissner
2023-04-20 23:47 Michael Meissner
2023-04-20 20:19 Michael Meissner
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).