public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc(refs/vendors/riscv/heads/gcc-13-with-riscv-opts)] RISC-V: Leverage stdint-gcc.h for RVV test cases
@ 2023-10-16 18:38 Jeff Law
  0 siblings, 0 replies; only message in thread
From: Jeff Law @ 2023-10-16 18:38 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:ce7c8493b7ae0e69960b4fd5505e0f9190d97bd0

commit ce7c8493b7ae0e69960b4fd5505e0f9190d97bd0
Author: Pan Li <pan2.li@intel.com>
Date:   Fri Oct 13 10:17:36 2023 +0800

    RISC-V: Leverage stdint-gcc.h for RVV test cases
    
    Leverage stdint-gcc.h for the int64_t types instead of typedef.
    Or we may have conflict with stdint-gcc.h in somewhere else.
    
    gcc/testsuite/ChangeLog:
    
            * gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c: Include
            stdint-gcc.h for int types.
            * gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c: Ditto.
            * gcc.target/riscv/rvv/autovec/unop/test-math.h: Remove int64_t
            typedef.
    
    Signed-off-by: Pan Li <pan2.li@intel.com>
    (cherry picked from commit f0b05073bd3f0e5c8e55ef5a6fd16aa4518956a4)

Diff:
---
 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c     | 1 +
 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c | 1 +
 gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/test-math.h         | 2 --
 3 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c
index 2d90d232ba19..4bf125f8cc86 100644
--- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c
+++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-0.c
@@ -2,6 +2,7 @@
 /* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math -fno-schedule-insns -fno-schedule-insns2" } */
 /* { dg-final { check-function-bodies "**" "" } } */
 
+#include <stdint-gcc.h>
 #include "test-math.h"
 
 /*
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c
index 6b69f5568e93..409175a8dff5 100644
--- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c
+++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/math-llrint-run-0.c
@@ -1,6 +1,7 @@
 /* { dg-do run { target { riscv_v && rv64 } } } */
 /* { dg-additional-options "-std=c99 -O3 -ftree-vectorize -fno-vect-cost-model -ffast-math" } */
 
+#include <stdint-gcc.h>
 #include "test-math.h"
 
 #define ARRAY_SIZE 128
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/test-math.h b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/test-math.h
index 3867bc50a14f..a1c9d55bd48b 100644
--- a/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/test-math.h
+++ b/gcc/testsuite/gcc.target/riscv/rvv/autovec/unop/test-math.h
@@ -68,8 +68,6 @@
 #define FRM_RMM 4
 #define FRM_DYN 7
 
-typedef long long int64_t;
-
 static inline void
 set_rm (unsigned rm)
 {

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2023-10-16 18:38 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-10-16 18:38 [gcc(refs/vendors/riscv/heads/gcc-13-with-riscv-opts)] RISC-V: Leverage stdint-gcc.h for RVV test cases Jeff Law

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).