* [committed] wwwdocs: gcc-10: Update two developer.arm.com links
@ 2022-10-29 21:15 Gerald Pfeifer
0 siblings, 0 replies; only message in thread
From: Gerald Pfeifer @ 2022-10-29 21:15 UTC (permalink / raw)
To: gcc-patches
Cc: Richard Earnshaw, Richard Sandiford, Marcus Shawcroft, Kyrylo Tkachov
Pushed.
---
htdocs/gcc-10/changes.html | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/htdocs/gcc-10/changes.html b/htdocs/gcc-10/changes.html
index 79de28f7..2bad8ea3 100644
--- a/htdocs/gcc-10/changes.html
+++ b/htdocs/gcc-10/changes.html
@@ -850,14 +850,14 @@ typedef svbool_t pred512 __attribute__((arm_sve_vector_bits(512)));
with <code>MOVT</code>. For example, <code>-mcpu=cortex-m0</code>
now supports this option.</li>
<li>Support for the
- <a href="https://developer.arm.com/architectures/cpu-architecture/m-profile">
+ <a href="https://developer.arm.com/Architectures/M-Profile%20Architecture">
Armv8.1-M Mainline</a> Architecture has been added.
<ul>
<li>Armv8.1-M Mainline can be enabled by using the
<code>-march=armv8.1-m.main</code> command-line option.</li>
</ul></li>
<li>Support for the
- <a href="https://developer.arm.com/architectures/instruction-sets/simd-isas/helium/helium-intrinsics">
+ <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/">
MVE</a> beta ACLE intrinsics has been added. These intrinsics can be
enabled by including the arm_mve.h header file and passing the
<code>+mve</code> or <code>+mve.fp</code> option extensions (for
--
2.38.0
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2022-10-29 21:15 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-10-29 21:15 [committed] wwwdocs: gcc-10: Update two developer.arm.com links Gerald Pfeifer
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).