public inbox for gcc-patches@gcc.gnu.org
 help / color / mirror / Atom feed
From: Kito Cheng <kito.cheng@gmail.com>
To: juzhe.zhong@rivai.ai
Cc: gcc-patches@gcc.gnu.org, palmer@dabbelt.com
Subject: Re: [PATCH] RISC-V: Add indexed loads/stores constraints testcases
Date: Tue, 31 Jan 2023 00:53:01 +0800	[thread overview]
Message-ID: <CA+yXCZBS9j8ptqOHv-Wu2KidOPKJzGFNhLS2yZVouUpaJcaC9g@mail.gmail.com> (raw)
In-Reply-To: <20230129153721.220810-1-juzhe.zhong@rivai.ai>

committed, thanks!


On Sun, Jan 29, 2023 at 11:37 PM <juzhe.zhong@rivai.ai> wrote:
>
> From: Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
>
> gcc/testsuite/ChangeLog:
>
>         * gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c: New test.
>
> ---
>  .../riscv/rvv/base/vlxei-vsxei-constraint-1.c | 121 ++++++++++++++++++
>  1 file changed, 121 insertions(+)
>  create mode 100644 gcc/testsuite/gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c
>
> diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c b/gcc/testsuite/gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c
> new file mode 100644
> index 00000000000..56e599391fd
> --- /dev/null
> +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/vlxei-vsxei-constraint-1.c
> @@ -0,0 +1,121 @@
> +/* { dg-do compile } */
> +/* { dg-options "-march=rv32gcv -mabi=ilp32d -O3 -fno-schedule-insns -fno-schedule-insns2" } */
> +/* { dg-final { check-function-bodies "**" "" } } */
> +
> +#include "riscv_vector.h"
> +
> +/*
> +** f1:
> +**     vsetivli\s+zero,4,e32,mf2,tu,m[au]
> +**     vlse32\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),\s*zero
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),\s*zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f1 (void * in, void * in2, void *out)
> +{
> +  vfloat32mf2_t v = __riscv_vlse32_v_f32mf2 (in, 0, 4);
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vfloat32mf2_t v2 = __riscv_vluxei8_v_f32mf2_tu (v, in, index, 4);
> +  __riscv_vsoxei8_v_f32mf2 (out, index, v2, 4);
> +}
> +
> +/*
> +** f2:
> +**     vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]
> +**     vlm\.v\s+v[0-9]+,\s*0\([a-x0-9]+\)
> +**     vsetivli\s+zero,4,e32,mf2,\s*t[au],\s*m[au]
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),\s*zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+,v0.t
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f2 (void * in, void * in2, void *out)
> +{
> +  vbool64_t mask = *(vbool64_t*)in;
> +  asm volatile ("":::"memory");
> +  vfloat32mf2_t v = __riscv_vlse32_v_f32mf2 (in, 0, 4);
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vfloat32mf2_t v2 = __riscv_vluxei8_v_f32mf2_m (mask, in, index, 4);
> +  __riscv_vsoxei8_v_f32mf2 (out, index, v2, 4);
> +}
> +
> +/*
> +** f3:
> +**     vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]
> +**     vlm\.v\s+v[0-9]+,\s*0\([a-x0-9]+\)
> +**     vsetivli\s+zero,\s*4,\s*e32,\s*mf2,\s*tu,\s*mu
> +**     vlse32\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),\s*zero
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),\s*zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+,v0.t
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f3 (void * in, void * in2, void *out)
> +{
> +  vbool64_t mask = *(vbool64_t*)in;
> +  asm volatile ("":::"memory");
> +  vfloat32mf2_t v = __riscv_vlse32_v_f32mf2 (in, 0, 4);
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vfloat32mf2_t v2 = __riscv_vluxei8_v_f32mf2_tumu (mask, v, in, index, 4);
> +  __riscv_vsoxei8_v_f32mf2 (out, index, v2, 4);
> +}
> +
> +/*
> +** f4:
> +**     vsetivli\s+zero,4,e8,mf8,tu,\s*m[au]
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f4 (void * in, void * in2, void *out)
> +{
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vint8mf8_t v = __riscv_vluxei8_v_i8mf8 (in, index, 4);
> +  vint8mf8_t v2 = __riscv_vluxei8_v_i8mf8_tu (v, in, index, 4);
> +  __riscv_vsoxei8_v_i8mf8 (out, index, v2, 4);
> +}
> +
> +/*
> +** f5:
> +**     vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]
> +**     vlm\.v\s+v[0-9]+,\s*0\([a-x0-9]+\)
> +**     vsetivli\s+zero,4,e8,mf8,t[au],m[au]
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+,v0.t
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f5 (void * in, void * in2, void *out)
> +{
> +  vbool64_t mask = *(vbool64_t*)in;
> +  asm volatile ("":::"memory");
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vint8mf8_t v = __riscv_vluxei8_v_i8mf8 (in, index, 4);
> +  vint8mf8_t v2 = __riscv_vluxei8_v_i8mf8_m (mask, in, index, 4);
> +  __riscv_vsoxei8_v_i8mf8 (out, index, v2, 4);
> +}
> +
> +/*
> +** f6:
> +**     vsetvli\s+[a-x0-9]+,\s*zero,\s*e8,\s*mf8,\s*t[au],\s*m[au]
> +**     vlm\.v\s+v[0-9]+,\s*0\([a-x0-9]+\)
> +**     vsetivli\s+zero,4,e8,mf8,tu,mu
> +**     vlse8\.v\s+v[0-9]+,\s*0\([a-x0-9]+\),zero
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     vluxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+,v0.t
> +**     vsoxei8\.v\s+v[0-9]+,\s*\([a-x0-9]+\),\s*v[0-9]+
> +**     ret
> +*/
> +void f6 (void * in, void * in2, void *out)
> +{
> +  vbool64_t mask = *(vbool64_t*)in;
> +  asm volatile ("":::"memory");
> +  vuint8mf8_t index = __riscv_vlse8_v_u8mf8 (in2, 0, 4);
> +  vint8mf8_t v = __riscv_vluxei8_v_i8mf8 (in, index, 4);
> +  vint8mf8_t v2 = __riscv_vluxei8_v_i8mf8_tumu (mask, v, in, index, 4);
> +  __riscv_vsoxei8_v_i8mf8 (out, index, v2, 4);
> +}
> --
> 2.36.3
>

      reply	other threads:[~2023-01-30 16:53 UTC|newest]

Thread overview: 2+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-01-29 15:37 juzhe.zhong
2023-01-30 16:53 ` Kito Cheng [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CA+yXCZBS9j8ptqOHv-Wu2KidOPKJzGFNhLS2yZVouUpaJcaC9g@mail.gmail.com \
    --to=kito.cheng@gmail.com \
    --cc=gcc-patches@gcc.gnu.org \
    --cc=juzhe.zhong@rivai.ai \
    --cc=palmer@dabbelt.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).