* [PATCH] RISC-V: Add RVV registers in TARGET_CONDITION_AL_REGISTER_USAGE
@ 2022-08-30 6:27 juzhe.zhong
2022-09-01 2:13 ` Kito Cheng
0 siblings, 1 reply; 2+ messages in thread
From: juzhe.zhong @ 2022-08-30 6:27 UTC (permalink / raw)
To: gcc-patches; +Cc: kito.cheng, zhongjuzhe
From: zhongjuzhe <juzhe.zhong@rivai.ai>
gcc/ChangeLog:
* config/riscv/riscv.cc (riscv_conditional_register_usage): Add RVV registers.
---
gcc/config/riscv/riscv.cc | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
index 50de6a83cba..aebe3c0ab6b 100644
--- a/gcc/config/riscv/riscv.cc
+++ b/gcc/config/riscv/riscv.cc
@@ -5439,6 +5439,15 @@ riscv_conditional_register_usage (void)
for (int regno = FP_REG_FIRST; regno <= FP_REG_LAST; regno++)
call_used_regs[regno] = 1;
}
+
+ if (!TARGET_VECTOR)
+ {
+ for (int regno = V_REG_FIRST; regno <= V_REG_LAST; regno++)
+ fixed_regs[regno] = call_used_regs[regno] = 1;
+
+ fixed_regs[VTYPE_REGNUM] = call_used_regs[VTYPE_REGNUM] = 1;
+ fixed_regs[VL_REGNUM] = call_used_regs[VL_REGNUM] = 1;
+ }
}
/* Return a register priority for hard reg REGNO. */
--
2.36.1
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH] RISC-V: Add RVV registers in TARGET_CONDITION_AL_REGISTER_USAGE
2022-08-30 6:27 [PATCH] RISC-V: Add RVV registers in TARGET_CONDITION_AL_REGISTER_USAGE juzhe.zhong
@ 2022-09-01 2:13 ` Kito Cheng
0 siblings, 0 replies; 2+ messages in thread
From: Kito Cheng @ 2022-09-01 2:13 UTC (permalink / raw)
To: juzhe.zhong; +Cc: GCC Patches
Committed with title fix, that should be TARGET_CONDITIONAL_REGISTER_USAGE
On Tue, Aug 30, 2022 at 2:28 PM <juzhe.zhong@rivai.ai> wrote:
>
> From: zhongjuzhe <juzhe.zhong@rivai.ai>
>
> gcc/ChangeLog:
>
> * config/riscv/riscv.cc (riscv_conditional_register_usage): Add RVV registers.
>
> ---
> gcc/config/riscv/riscv.cc | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
> index 50de6a83cba..aebe3c0ab6b 100644
> --- a/gcc/config/riscv/riscv.cc
> +++ b/gcc/config/riscv/riscv.cc
> @@ -5439,6 +5439,15 @@ riscv_conditional_register_usage (void)
> for (int regno = FP_REG_FIRST; regno <= FP_REG_LAST; regno++)
> call_used_regs[regno] = 1;
> }
> +
> + if (!TARGET_VECTOR)
> + {
> + for (int regno = V_REG_FIRST; regno <= V_REG_LAST; regno++)
> + fixed_regs[regno] = call_used_regs[regno] = 1;
> +
> + fixed_regs[VTYPE_REGNUM] = call_used_regs[VTYPE_REGNUM] = 1;
> + fixed_regs[VL_REGNUM] = call_used_regs[VL_REGNUM] = 1;
> + }
> }
>
> /* Return a register priority for hard reg REGNO. */
> --
> 2.36.1
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2022-09-01 2:13 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-08-30 6:27 [PATCH] RISC-V: Add RVV registers in TARGET_CONDITION_AL_REGISTER_USAGE juzhe.zhong
2022-09-01 2:13 ` Kito Cheng
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).