From: Philipp Tomsich <philipp.tomsich@vrull.eu>
To: Kito Cheng <kito.cheng@sifive.com>
Cc: Christoph Muellner <christoph.muellner@vrull.eu>,
gcc-patches@gcc.gnu.org, Jim Wilson <jim.wilson.gcc@gmail.com>,
Palmer Dabbelt <palmer@dabbelt.com>,
Andrew Waterman <andrew@sifive.com>,
Jeff Law <jeffreyalaw@gmail.com>,
Cooper Qu <cooper.qu@linux.alibaba.com>,
Lifang Xia <lifang_xia@linux.alibaba.com>,
Yunhai Shang <yunhai@linux.alibaba.com>,
Zhiwei Liu <zhiwei_liu@linux.alibaba.com>
Subject: Re: [PATCH v2 02/11] riscv: Restructure callee-saved register save/restore code
Date: Tue, 27 Dec 2022 20:51:56 +0100 [thread overview]
Message-ID: <CAAeLtUAPhDVyMc+D4yu7px0VxPZN7_nQci1A6KgWN6PPY0KiUg@mail.gmail.com> (raw)
In-Reply-To: <CALLt3Th_G66JUQ_UQvZ6oiXyyp_Eb2AmUFSqfYBJ4+_PVs5n-A@mail.gmail.com>
[-- Attachment #1: Type: text/plain, Size: 5722 bytes --]
Applied to master (with the change from the reviews), thanks!
Philipp.
On Mon, 19 Dec 2022 at 07:30, Kito Cheng <kito.cheng@sifive.com> wrote:
> just one more nit: Use INVALID_REGNUM as sentinel value for
> riscv_next_saved_reg, otherwise LGTM, and feel free to commit that
> separately :)
>
> On Mon, Dec 19, 2022 at 9:08 AM Christoph Muellner
> <christoph.muellner@vrull.eu> wrote:
> >
> > From: Christoph Müllner <christoph.muellner@vrull.eu>
> >
> > This patch restructures the loop over the GP registers
> > which saves/restores then as part of the prologue/epilogue.
> > No functional change is intended by this patch, but it
> > offers the possibility to use load-pair/store-pair instructions.
> >
> > gcc/ChangeLog:
> >
> > * config/riscv/riscv.cc (riscv_next_saved_reg): New function.
> > (riscv_is_eh_return_data_register): New function.
> > (riscv_for_each_saved_reg): Restructure loop.
> >
> > Signed-off-by: Christoph Müllner <christoph.muellner@vrull.eu>
> > ---
> > gcc/config/riscv/riscv.cc | 94 +++++++++++++++++++++++++++------------
> > 1 file changed, 66 insertions(+), 28 deletions(-)
> >
> > diff --git a/gcc/config/riscv/riscv.cc b/gcc/config/riscv/riscv.cc
> > index 6dd2ab2d11e..a8d5e1dac7f 100644
> > --- a/gcc/config/riscv/riscv.cc
> > +++ b/gcc/config/riscv/riscv.cc
> > @@ -4835,6 +4835,49 @@ riscv_save_restore_reg (machine_mode mode, int
> regno,
> > fn (gen_rtx_REG (mode, regno), mem);
> > }
> >
> > +/* Return the next register up from REGNO up to LIMIT for the callee
> > + to save or restore. OFFSET will be adjusted accordingly.
> > + If INC is set, then REGNO will be incremented first. */
> > +
> > +static unsigned int
> > +riscv_next_saved_reg (unsigned int regno, unsigned int limit,
> > + HOST_WIDE_INT *offset, bool inc = true)
> > +{
> > + if (inc)
> > + regno++;
> > +
> > + while (regno <= limit)
> > + {
> > + if (BITSET_P (cfun->machine->frame.mask, regno - GP_REG_FIRST))
> > + {
> > + *offset = *offset - UNITS_PER_WORD;
> > + break;
> > + }
> > +
> > + regno++;
> > + }
> > + return regno;
> > +}
> > +
> > +/* Return TRUE if provided REGNO is eh return data register. */
> > +
> > +static bool
> > +riscv_is_eh_return_data_register (unsigned int regno)
> > +{
> > + unsigned int i, regnum;
> > +
> > + if (!crtl->calls_eh_return)
> > + return false;
> > +
> > + for (i = 0; (regnum = EH_RETURN_DATA_REGNO (i)) != INVALID_REGNUM;
> i++)
> > + if (regno == regnum)
> > + {
> > + return true;
> > + }
> > +
> > + return false;
> > +}
> > +
> > /* Call FN for each register that is saved by the current function.
> > SP_OFFSET is the offset of the current stack pointer from the start
> > of the frame. */
> > @@ -4844,36 +4887,31 @@ riscv_for_each_saved_reg (poly_int64 sp_offset,
> riscv_save_restore_fn fn,
> > bool epilogue, bool maybe_eh_return)
> > {
> > HOST_WIDE_INT offset;
> > + unsigned int regno;
> > + unsigned int start = GP_REG_FIRST;
> > + unsigned int limit = GP_REG_LAST;
> >
> > /* Save the link register and s-registers. */
> > - offset = (cfun->machine->frame.gp_sp_offset - sp_offset).to_constant
> ();
> > - for (unsigned int regno = GP_REG_FIRST; regno <= GP_REG_LAST; regno++)
> > - if (BITSET_P (cfun->machine->frame.mask, regno - GP_REG_FIRST))
> > - {
> > - bool handle_reg =
> !cfun->machine->reg_is_wrapped_separately[regno];
> > -
> > - /* If this is a normal return in a function that calls the
> eh_return
> > - builtin, then do not restore the eh return data registers as
> that
> > - would clobber the return value. But we do still need to save
> them
> > - in the prologue, and restore them for an exception return, so
> we
> > - need special handling here. */
> > - if (epilogue && !maybe_eh_return && crtl->calls_eh_return)
> > - {
> > - unsigned int i, regnum;
> > -
> > - for (i = 0; (regnum = EH_RETURN_DATA_REGNO (i)) !=
> INVALID_REGNUM;
> > - i++)
> > - if (regno == regnum)
> > - {
> > - handle_reg = FALSE;
> > - break;
> > - }
> > - }
> > -
> > - if (handle_reg)
> > - riscv_save_restore_reg (word_mode, regno, offset, fn);
> > - offset -= UNITS_PER_WORD;
> > - }
> > + offset = (cfun->machine->frame.gp_sp_offset - sp_offset).to_constant
> ()
> > + + UNITS_PER_WORD;
> > + for (regno = riscv_next_saved_reg (start, limit, &offset, false);
> > + regno <= limit;
> > + regno = riscv_next_saved_reg (regno, limit, &offset))
> > + {
> > + if (cfun->machine->reg_is_wrapped_separately[regno])
> > + continue;
> > +
> > + /* If this is a normal return in a function that calls the
> eh_return
> > + builtin, then do not restore the eh return data registers as
> that
> > + would clobber the return value. But we do still need to save
> them
> > + in the prologue, and restore them for an exception return, so we
> > + need special handling here. */
> > + if (epilogue && !maybe_eh_return
> > + && riscv_is_eh_return_data_register (regno))
> > + continue;
> > +
> > + riscv_save_restore_reg (word_mode, regno, offset, fn);
> > + }
> >
> > /* This loop must iterate over the same space as its companion in
> > riscv_compute_frame_info. */
> > --
> > 2.38.1
> >
>
next prev parent reply other threads:[~2022-12-27 19:52 UTC|newest]
Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-19 1:08 [PATCH v2 00/11] RISC-V: Add XThead* extension support Christoph Muellner
2022-12-19 1:08 ` [PATCH v2 01/11] riscv: attr: Synchronize comments with code Christoph Muellner
2022-12-19 2:48 ` Kito Cheng
2022-12-27 19:51 ` Philipp Tomsich
2022-12-19 1:08 ` [PATCH v2 02/11] riscv: Restructure callee-saved register save/restore code Christoph Muellner
2022-12-19 6:30 ` Kito Cheng
2022-12-19 9:21 ` Christoph Müllner
2022-12-19 9:26 ` Kito Cheng
2022-12-19 9:45 ` Christoph Müllner
2022-12-27 19:51 ` Philipp Tomsich [this message]
2022-12-19 1:08 ` [PATCH v2 03/11] riscv: Add basic XThead* vendor extension support Christoph Muellner
2022-12-19 6:32 ` Kito Cheng
2022-12-19 1:08 ` [PATCH v2 04/11] riscv: riscv-cores.def: Add T-Head XuanTie C906 Christoph Muellner
2022-12-19 6:58 ` Kito Cheng
2022-12-19 1:08 ` [PATCH v2 05/11] riscv: thead: Add support for the XTheadBa ISA extension Christoph Muellner
2022-12-19 13:19 ` Kito Cheng
2022-12-19 18:14 ` Philipp Tomsich
2022-12-19 1:08 ` [PATCH v2 06/11] riscv: thead: Add support for the XTheadBs " Christoph Muellner
2022-12-19 14:00 ` Kito Cheng
2022-12-19 1:08 ` [PATCH v2 07/11] riscv: thead: Add support for th XTheadBb " Christoph Muellner
2022-12-19 1:08 ` [PATCH v2 08/11] riscv: thead: Add support for XTheadCondMov ISA extensions Christoph Muellner
2022-12-19 1:08 ` [PATCH v2 09/11] riscv: thead: Add support for XTheadMac ISA extension Christoph Muellner
2022-12-19 1:08 ` [PATCH v2 10/11] riscv: thead: Add support for XTheadFmv " Christoph Muellner
2022-12-19 1:08 ` [PATCH v2 11/11] riscv: thead: Add support for XTheadMemPair " Christoph Muellner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAAeLtUAPhDVyMc+D4yu7px0VxPZN7_nQci1A6KgWN6PPY0KiUg@mail.gmail.com \
--to=philipp.tomsich@vrull.eu \
--cc=andrew@sifive.com \
--cc=christoph.muellner@vrull.eu \
--cc=cooper.qu@linux.alibaba.com \
--cc=gcc-patches@gcc.gnu.org \
--cc=jeffreyalaw@gmail.com \
--cc=jim.wilson.gcc@gmail.com \
--cc=kito.cheng@sifive.com \
--cc=lifang_xia@linux.alibaba.com \
--cc=palmer@dabbelt.com \
--cc=yunhai@linux.alibaba.com \
--cc=zhiwei_liu@linux.alibaba.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).