From: Alexey Lapshin <alexey.lapshin@espressif.com>
To: "gcc-patches@gcc.gnu.org" <gcc-patches@gcc.gnu.org>
Cc: Alexey Gerenkov <alexey.gerenkov@espressif.com>,
Ivan Grokhotkov <ivan@espressif.com>,
"jcmvbkbc@gmail.com" <jcmvbkbc@gmail.com>
Subject: [PATCH 2/3] gcc: xtensa: use dynconfig settings as builtin-macros
Date: Thu, 20 Jul 2023 14:37:22 +0000 [thread overview]
Message-ID: <ec6efca9301a39f9545f7285d43e0251af83d9fb.camel@espressif.com> (raw)
In-Reply-To: <485a6a6c62a8632d9e3ac44b2d8fd935c0e0a78b.camel@espressif.com>
gcc/
* config/xtensa/xtensa.h (XCHAL_HAVE_BE, XCHAL_HAVE_DENSITY,
XCHAL_HAVE_CONST16, XCHAL_HAVE_ABS, XCHAL_HAVE_ADDX,
XCHAL_HAVE_L32R, XSHAL_USE_ABSOLUTE_LITERALS,
XSHAL_HAVE_TEXT_SECTION_LITERALS, XCHAL_HAVE_MAC16,
XCHAL_HAVE_MUL16, XCHAL_HAVE_MUL32, XCHAL_HAVE_MUL32_HIGH,
XCHAL_HAVE_DIV32, XCHAL_HAVE_NSA, XCHAL_HAVE_MINMAX,
XCHAL_HAVE_SEXT, XCHAL_HAVE_LOOPS, XCHAL_HAVE_THREADPTR,
XCHAL_HAVE_RELEASE_SYNC, XCHAL_HAVE_S32C1I,
XCHAL_HAVE_BOOLEANS, XCHAL_HAVE_FP, XCHAL_HAVE_FP_DIV,
XCHAL_HAVE_FP_RECIP, XCHAL_HAVE_FP_SQRT,
XCHAL_HAVE_FP_RSQRT, XCHAL_HAVE_FP_POSTINC, XCHAL_HAVE_DFP,
XCHAL_HAVE_DFP_DIV, XCHAL_HAVE_DFP_RECIP,
XCHAL_HAVE_DFP_SQRT, XCHAL_HAVE_DFP_RSQRT,
XCHAL_HAVE_WINDOWED, XCHAL_NUM_AREGS,
XCHAL_HAVE_WIDE_BRANCHES, XCHAL_HAVE_PREDICTED_BRANCHES,
XCHAL_ICACHE_SIZE, XCHAL_DCACHE_SIZE,
XCHAL_ICACHE_LINESIZE, XCHAL_DCACHE_LINESIZE,
XCHAL_ICACHE_LINEWIDTH, XCHAL_DCACHE_LINEWIDTH,
XCHAL_DCACHE_IS_WRITEBACK, XCHAL_HAVE_MMU,
XCHAL_MMU_MIN_PTE_PAGE_SIZE, XCHAL_HAVE_DEBUG,
XCHAL_NUM_IBREAK, XCHAL_NUM_DBREAK, XCHAL_DEBUGLEVEL,
XCHAL_MAX_INSTRUCTION_SIZE, XCHAL_INST_FETCH_WIDTH,
XSHAL_ABI, XTHAL_ABI_WINDOWED, XTHAL_ABI_CALL0,
XCHAL_M_STAGE, XTENSA_MARCH_LATEST, XTENSA_MARCH_EARLIEST,
XCHAL_HAVE_CLAMPS, XCHAL_HAVE_DEPBITS,
XCHAL_HAVE_EXCLUSIVE, XCHAL_HAVE_XEA3): Add builtin-macros
with values from dynconfig.
---
gcc/config/xtensa/xtensa.h | 62 ++++++++++++++++++++++++++++++++++++++
1 file changed, 62 insertions(+)
diff --git a/gcc/config/xtensa/xtensa.h b/gcc/config/xtensa/xtensa.h
index 8ebf37cab33..a65b674915b 100644
--- a/gcc/config/xtensa/xtensa.h
+++ b/gcc/config/xtensa/xtensa.h
@@ -67,6 +67,7 @@ along with GCC; see the file COPYING3. If not see
#endif
\f
+#define XTENSA_CPU_CPP_BUILTIN(OPT) builtin_define_with_int_value (#OPT, OPT)
/* Target CPU builtins. */
#define TARGET_CPU_CPP_BUILTINS() \
do { \
@@ -82,6 +83,67 @@ along with GCC; see the file COPYING3. If not see
builtin_define ("__XTENSA_SOFT_FLOAT__"); \
for (builtin = xtensa_get_config_strings (); *builtin; ++builtin) \
builtin_define (*builtin); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_BE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DENSITY); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_CONST16); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_ABS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_ADDX); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_L32R); \
+ XTENSA_CPU_CPP_BUILTIN(XSHAL_USE_ABSOLUTE_LITERALS); \
+ XTENSA_CPU_CPP_BUILTIN(XSHAL_HAVE_TEXT_SECTION_LITERALS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MAC16); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MUL16); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MUL32); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MUL32_HIGH); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DIV32); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_NSA); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MINMAX); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_SEXT); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_LOOPS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_THREADPTR); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_RELEASE_SYNC); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_S32C1I); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_BOOLEANS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP_DIV); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP_RECIP); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP_SQRT); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP_RSQRT); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_FP_POSTINC); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DFP); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DFP_DIV); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DFP_RECIP); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DFP_SQRT); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DFP_RSQRT); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_WINDOWED); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_NUM_AREGS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_WIDE_BRANCHES); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_PREDICTED_BRANCHES); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_ICACHE_SIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_DCACHE_SIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_ICACHE_LINESIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_DCACHE_LINESIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_ICACHE_LINEWIDTH); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_DCACHE_LINEWIDTH); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_DCACHE_IS_WRITEBACK); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_MMU); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_MMU_MIN_PTE_PAGE_SIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DEBUG); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_NUM_IBREAK); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_NUM_DBREAK); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_DEBUGLEVEL); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_MAX_INSTRUCTION_SIZE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_INST_FETCH_WIDTH); \
+ XTENSA_CPU_CPP_BUILTIN(XSHAL_ABI); \
+ XTENSA_CPU_CPP_BUILTIN(XTHAL_ABI_WINDOWED); \
+ XTENSA_CPU_CPP_BUILTIN(XTHAL_ABI_CALL0); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_M_STAGE); \
+ XTENSA_CPU_CPP_BUILTIN(XTENSA_MARCH_LATEST); \
+ XTENSA_CPU_CPP_BUILTIN(XTENSA_MARCH_EARLIEST); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_CLAMPS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_DEPBITS); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_EXCLUSIVE); \
+ XTENSA_CPU_CPP_BUILTIN(XCHAL_HAVE_XEA3); \
} while (0)
#define CPP_SPEC " %(subtarget_cpp_spec) "
--
2.34.1
next prev parent reply other threads:[~2023-07-20 14:37 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-20 14:34 [PATCH 0/3] Espressif xtensa chips multilib Alexey Lapshin
2023-07-20 14:35 ` [PATCH 1/3] gcc: xtensa: add mdynconfig option Alexey Lapshin
2023-07-20 14:37 ` Alexey Lapshin [this message]
2023-07-20 15:04 ` [PATCH 2/3] gcc: xtensa: use dynconfig settings as builtin-macros Max Filippov
2023-07-20 15:12 ` Alexey Lapshin
2023-07-20 15:25 ` Max Filippov
2023-07-20 16:10 ` Alexey Lapshin
2023-07-20 17:43 ` Max Filippov
2023-07-20 17:52 ` Alexey Lapshin
2023-07-20 17:54 ` Alexey Lapshin
2023-07-20 17:58 ` Max Filippov
2023-07-20 17:45 ` Alexey Lapshin
2023-07-20 17:55 ` Max Filippov
2023-07-20 14:37 ` [PATCH 3/3] gcc: xtensa: add xtensa*-esp*-elf multilib Alexey Lapshin
2023-12-11 7:35 ` [PATCH 0/3] Espressif xtensa chips multilib Alexey Lapshin
2024-04-01 12:16 ` [PATCH v2 1/2] gcc: xtensa: add mdynconfig option Alexey Lapshin
2024-04-01 12:16 ` [PATCH v2 2/2] gcc: xtensa: add xtensa*-esp*-elf multilib Alexey Lapshin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=ec6efca9301a39f9545f7285d43e0251af83d9fb.camel@espressif.com \
--to=alexey.lapshin@espressif.com \
--cc=alexey.gerenkov@espressif.com \
--cc=gcc-patches@gcc.gnu.org \
--cc=ivan@espressif.com \
--cc=jcmvbkbc@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).