public inbox for gdb-cvs@sourceware.org help / color / mirror / Atom feed
From: Yvan Roux <yroux@sourceware.org> To: gdb-cvs@sourceware.org Subject: [binutils-gdb] gdb/arm: Unwind Non-Secure callbacks from Secure Date: Mon, 27 Jun 2022 11:28:28 +0000 (GMT) [thread overview] Message-ID: <20220627112828.90CA0386F0D6@sourceware.org> (raw) https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=8c9ae6df3c244a7a738085ab461cb098df1d46f6 commit 8c9ae6df3c244a7a738085ab461cb098df1d46f6 Author: Yvan Roux <yvan.roux@foss.st.com> Date: Mon Jun 27 13:26:36 2022 +0200 gdb/arm: Unwind Non-Secure callbacks from Secure Without this changeset, the unwinding doesn't take into account Non-Secure to Secure stack unwinding enablement status and doesn't choose the proper SP to do the unwinding. This patch only unwinds the stack when Non-Secure to Secure unwinding is enabled, previous SP is set w/r to the current mode (Handler -> msp_s, Thread -> psp_s) and then the Secure stack is unwound. Ensure thumb bit is set in PSR when needed. Also, drop thumb bit from PC if set. Signed-off-by: Torbjörn SVENSSON <torbjorn.svensson@foss.st.com> Signed-off-by: Yvan ROUX <yvan.roux@foss.st.com> Diff: --- gdb/arm-tdep.c | 114 ++++++++++++++++++++++++++++++++++++++++++--------------- 1 file changed, 84 insertions(+), 30 deletions(-) diff --git a/gdb/arm-tdep.c b/gdb/arm-tdep.c index 96d70d40b28..e36bde9b3da 100644 --- a/gdb/arm-tdep.c +++ b/gdb/arm-tdep.c @@ -309,6 +309,21 @@ struct arm_prologue_cache arm_prologue_cache() = default; }; + +/* Reconstruct T bit in program status register from LR value. */ + +static inline ULONGEST +reconstruct_t_bit(struct gdbarch *gdbarch, CORE_ADDR lr, ULONGEST psr) +{ + ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); + if (IS_THUMB_ADDR (lr)) + psr |= t_bit; + else + psr &= ~t_bit; + + return psr; +} + /* Initialize stack pointers, and flag the active one. */ static inline void @@ -2348,15 +2363,10 @@ arm_prologue_prev_register (struct frame_info *this_frame, but the processor status is likely valid. */ if (prev_regnum == ARM_PS_REGNUM) { - CORE_ADDR lr, cpsr; - ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); + ULONGEST cpsr = get_frame_register_unsigned (this_frame, prev_regnum); + CORE_ADDR lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); - cpsr = get_frame_register_unsigned (this_frame, prev_regnum); - lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); - if (IS_THUMB_ADDR (lr)) - cpsr |= t_bit; - else - cpsr &= ~t_bit; + cpsr = reconstruct_t_bit (gdbarch, lr, cpsr); return frame_unwind_got_constant (this_frame, prev_regnum, cpsr); } @@ -3369,24 +3379,46 @@ arm_m_exception_cache (struct frame_info *this_frame) return cache; } - fnc_return = ((lr & 0xfffffffe) == 0xfefffffe); + fnc_return = (((lr >> 24) & 0xff) == 0xfe); if (tdep->have_sec_ext && fnc_return) { - int actual_sp; + if (!arm_unwind_secure_frames) + { + warning (_("Non-secure to secure stack unwinding disabled.")); - arm_cache_switch_prev_sp (cache, tdep, tdep->m_profile_msp_ns_regnum); - arm_cache_set_active_sp_value (cache, tdep, sp); - if (lr & 1) - actual_sp = tdep->m_profile_msp_s_regnum; + /* Terminate any further stack unwinding by referring to self. */ + arm_cache_set_active_sp_value (cache, tdep, sp); + return cache; + } + + xpsr = get_frame_register_unsigned (this_frame, ARM_PS_REGNUM); + if ((xpsr & 0xff) != 0) + /* Handler mode: This is the mode that exceptions are handled in. */ + arm_cache_switch_prev_sp (cache, tdep, tdep->m_profile_msp_s_regnum); else - actual_sp = tdep->m_profile_msp_ns_regnum; + /* Thread mode: This is the normal mode that programs run in. */ + arm_cache_switch_prev_sp (cache, tdep, tdep->m_profile_psp_s_regnum); - arm_cache_switch_prev_sp (cache, tdep, actual_sp); - sp = get_frame_register_unsigned (this_frame, actual_sp); + unwound_sp = arm_cache_get_prev_sp_value (cache, tdep); - cache->saved_regs[ARM_LR_REGNUM].set_addr (sp); + /* Stack layout for a function call from Secure to Non-Secure state + (ARMv8-M section B3.16): - arm_cache_set_active_sp_value (cache, tdep, sp + 8); + SP Offset + + +-------------------+ + 0x08 | | + +-------------------+ <-- Original SP + 0x04 | Partial xPSR | + +-------------------+ + 0x00 | Return Address | + +===================+ <-- New SP */ + + cache->saved_regs[ARM_PC_REGNUM].set_addr (unwound_sp + 0x00); + cache->saved_regs[ARM_LR_REGNUM].set_addr (unwound_sp + 0x00); + cache->saved_regs[ARM_PS_REGNUM].set_addr (unwound_sp + 0x04); + + arm_cache_set_active_sp_value (cache, tdep, unwound_sp + 0x08); return cache; } @@ -3447,11 +3479,6 @@ arm_m_exception_cache (struct frame_info *this_frame) arm_cache_switch_prev_sp (cache, tdep, tdep->m_profile_msp_regnum); } } - else - { - /* Main stack used, use MSP as SP. */ - arm_cache_switch_prev_sp (cache, tdep, tdep->m_profile_msp_regnum); - } /* Fetch the SP to use for this frame. */ unwound_sp = arm_cache_get_prev_sp_value (cache, tdep); @@ -3647,6 +3674,17 @@ arm_m_exception_prev_register (struct frame_info *this_frame, return frame_unwind_got_constant (this_frame, prev_regnum, arm_cache_get_prev_sp_value (cache, tdep)); + /* If we are asked to unwind the PC, strip the saved T bit. */ + if (prev_regnum == ARM_PC_REGNUM) + { + struct value *value = trad_frame_get_prev_register (this_frame, + cache->saved_regs, + prev_regnum); + CORE_ADDR pc = value_as_address (value); + return frame_unwind_got_constant (this_frame, prev_regnum, + UNMAKE_THUMB_ADDR (pc)); + } + /* The value might be one of the alternative SP, if so, use the value already constructed. */ if (arm_cache_is_sp_register (cache, tdep, prev_regnum)) @@ -3655,6 +3693,25 @@ arm_m_exception_prev_register (struct frame_info *this_frame, return frame_unwind_got_constant (this_frame, prev_regnum, sp_value); } + /* If we are asked to unwind the xPSR, set T bit if PC is in thumb mode. + LR register is unreliable as it contains FNC_RETURN or EXC_RETURN + pattern. */ + if (prev_regnum == ARM_PS_REGNUM) + { + struct gdbarch *gdbarch = get_frame_arch (this_frame); + struct value *value = trad_frame_get_prev_register (this_frame, + cache->saved_regs, + ARM_PC_REGNUM); + CORE_ADDR pc = value_as_address (value); + value = trad_frame_get_prev_register (this_frame, cache->saved_regs, + ARM_PS_REGNUM); + ULONGEST xpsr = value_as_long (value); + + /* Reconstruct the T bit; see arm_prologue_prev_register for details. */ + xpsr = reconstruct_t_bit (gdbarch, pc, xpsr); + return frame_unwind_got_constant (this_frame, ARM_PS_REGNUM, xpsr); + } + return trad_frame_get_prev_register (this_frame, cache->saved_regs, prev_regnum); } @@ -3717,8 +3774,8 @@ arm_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache, { struct gdbarch * gdbarch = get_frame_arch (this_frame); arm_gdbarch_tdep *tdep = (arm_gdbarch_tdep *) gdbarch_tdep (gdbarch); - CORE_ADDR lr, cpsr; - ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); + CORE_ADDR lr; + ULONGEST cpsr; switch (regnum) { @@ -3747,10 +3804,7 @@ arm_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache, /* Reconstruct the T bit; see arm_prologue_prev_register for details. */ cpsr = get_frame_register_unsigned (this_frame, regnum); lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); - if (IS_THUMB_ADDR (lr)) - cpsr |= t_bit; - else - cpsr &= ~t_bit; + cpsr = reconstruct_t_bit (gdbarch, lr, cpsr); return frame_unwind_got_constant (this_frame, regnum, cpsr); default:
reply other threads:[~2022-06-27 11:28 UTC|newest] Thread overview: [no followups] expand[flat|nested] mbox.gz Atom feed
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220627112828.90CA0386F0D6@sourceware.org \ --to=yroux@sourceware.org \ --cc=gdb-cvs@sourceware.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions for how to clone and mirror all data and code used for this inbox; as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).