public inbox for libstdc++-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc(refs/vendors/redhat/heads/gcc-13-branch)] Merge commit 'r13-6061-g053d4dda0a205aba6af85fd9662118dd8109df9f' into redhat/gcc-13-branch
@ 2023-02-15 15:34 Jakub Jelinek
  0 siblings, 0 replies; only message in thread
From: Jakub Jelinek @ 2023-02-15 15:34 UTC (permalink / raw)
  To: gcc-cvs, libstdc++-cvs

https://gcc.gnu.org/g:76b508266ac7460db2e4fe9eba298520ae1eda70

commit 76b508266ac7460db2e4fe9eba298520ae1eda70
Merge: 88db57a1779 053d4dda0a2
Author: Jakub Jelinek <jakub@redhat.com>
Date:   Wed Feb 15 16:23:25 2023 +0100

    Merge commit 'r13-6061-g053d4dda0a205aba6af85fd9662118dd8109df9f' into redhat/gcc-13-branch

Diff:

 contrib/ChangeLog                                  |     4 +
 contrib/config-list.mk                             |     2 +-
 gcc/ChangeLog                                      |   768 +
 gcc/DATESTAMP                                      |     2 +-
 gcc/ada/ChangeLog                                  |    10 +
 gcc/ada/adaint.c                                   |     3 +-
 gcc/ada/gcc-interface/trans.cc                     |     4 +-
 gcc/analyzer/ChangeLog                             |    19 +
 gcc/analyzer/sm-malloc.cc                          |    37 +
 gcc/analyzer/state-purge.cc                        |    17 +-
 gcc/asan.cc                                        |    40 +
 gcc/asan.h                                         |     1 +
 gcc/builtins.cc                                    |    19 +-
 gcc/c/ChangeLog                                    |    22 +
 gcc/c/c-convert.cc                                 |    21 +-
 gcc/c/c-parser.cc                                  |    88 +-
 gcc/c/c-tree.h                                     |     1 +
 gcc/c/c-typeck.cc                                  |    32 +-
 gcc/calls.cc                                       |    10 +-
 gcc/cfgexpand.cc                                   |     7 +
 gcc/common/config/arc/arc-common.cc                |     1 -
 gcc/common/config/i386/cpuinfo.h                   |    25 +-
 gcc/common/config/riscv/riscv-common.cc            |     1 +
 gcc/config.gcc                                     |     3 +-
 gcc/config/aarch64/aarch64-protos.h                |     2 -
 gcc/config/aarch64/aarch64.cc                      |     2 -
 gcc/config/aarch64/aarch64.opt                     |     2 +-
 gcc/config/arm/aarch-common.cc                     |     1 -
 gcc/config/arm/arm-protos.h                        |     1 -
 gcc/config/arm/arm.cc                              |     3 -
 gcc/config/arm/arm.opt                             |     3 +
 gcc/config/bpf/bpf.md                              |    10 +-
 gcc/config/bpf/constraints.md                      |    11 +
 gcc/config/i386/i386-features.cc                   |    67 +-
 gcc/config/i386/i386.md                            |    17 +-
 gcc/config/i386/predicates.md                      |     8 +
 gcc/config/riscv/constraints.md                    |     4 +-
 gcc/config/riscv/iterators.md                      |    18 +-
 gcc/config/riscv/predicates.md                     |    43 +-
 gcc/config/riscv/riscv-protos.h                    |    11 +-
 gcc/config/riscv/riscv-v.cc                        |   117 +-
 gcc/config/riscv/riscv-vector-builtins-bases.cc    |   607 +-
 gcc/config/riscv/riscv-vector-builtins-bases.h     |    59 +
 .../riscv/riscv-vector-builtins-functions.def      |   176 +-
 gcc/config/riscv/riscv-vector-builtins-shapes.cc   |   157 +-
 gcc/config/riscv/riscv-vector-builtins-shapes.h    |     7 +-
 gcc/config/riscv/riscv-vector-builtins-types.def   |   166 +
 gcc/config/riscv/riscv-vector-builtins.cc          |   957 +-
 gcc/config/riscv/riscv-vector-builtins.def         |     7 +-
 gcc/config/riscv/riscv-vector-builtins.h           |    43 +
 gcc/config/riscv/riscv-vsetvl.cc                   |    50 +-
 gcc/config/riscv/riscv.cc                          |    57 +-
 gcc/config/riscv/riscv.h                           |    12 +-
 gcc/config/riscv/riscv.md                          |    10 +-
 gcc/config/riscv/riscv.opt                         |     2 +
 gcc/config/riscv/vector-iterators.md               |   221 +-
 gcc/config/riscv/vector.md                         |  3700 ++-
 gcc/config/rs6000/rs6000.md                        |    33 +-
 gcc/config/s390/predicates.md                      |     4 +-
 gcc/config/s390/s390.cc                            |    42 +-
 gcc/cp/ChangeLog                                   |    23 +
 gcc/cp/call.cc                                     |     4 +-
 gcc/cp/mangle.cc                                   |     8 +
 gcc/cp/parser.cc                                   |    97 +-
 gcc/df-core.cc                                     |    54 +-
 gcc/doc/extend.texi                                |     2 +-
 gcc/doc/include/gpl_v3.texi                        |     2 +-
 gcc/doc/invoke.texi                                |     7 +
 gcc/doc/sourcebuild.texi                           |     3 +-
 gcc/fortran/ChangeLog                              |    41 +
 gcc/fortran/decl.cc                                |     3 +
 gcc/fortran/gfortran.h                             |     3 +
 gcc/fortran/gfortran.texi                          |     7 +
 gcc/fortran/intrinsic.cc                           |     3 +-
 gcc/fortran/openmp.cc                              |    13 +-
 gcc/fortran/parse.cc                               |     3 +
 gcc/fortran/primary.cc                             |     2 +-
 gcc/fortran/resolve.cc                             |    21 +-
 gcc/fortran/trans-decl.cc                          |    13 +-
 gcc/fortran/trans-openmp.cc                        |   241 +-
 gcc/gdbinit.in                                     |    12 +
 gcc/gimple-range-cache.cc                          |     4 +-
 gcc/gimple-range-infer.cc                          |     2 +-
 gcc/gimple-ssa-warn-access.cc                      |    19 +-
 gcc/gimplify.cc                                    |     2 +-
 gcc/ifcvt.cc                                       |    31 +-
 gcc/ifcvt.h                                        |     8 +
 gcc/ipa-cp.cc                                      |     4 +-
 gcc/ipa-sra.cc                                     |     2 +-
 gcc/ira-color.cc                                   |     7 +
 gcc/ira.cc                                         |    38 +-
 gcc/ira.h                                          |     5 +-
 gcc/lra-constraints.cc                             |    18 +-
 gcc/lra-spills.cc                                  |     3 +
 gcc/lto-wrapper.cc                                 |     4 +
 gcc/match.pd                                       |    22 +-
 gcc/params.opt                                     |     8 +
 gcc/po/ChangeLog                                   |     4 +
 gcc/po/gcc.pot                                     | 27954 ++++++++++---------
 gcc/reload1.cc                                     |     2 +-
 gcc/sanopt.cc                                      |    17 +-
 gcc/sel-sched-dump.cc                              |    10 -
 gcc/testsuite/ChangeLog                            |  4818 ++++
 gcc/testsuite/c-c++-common/Wdangling-pointer-10.c  |    12 +
 gcc/testsuite/c-c++-common/Wdangling-pointer-9.c   |     9 +
 gcc/testsuite/c-c++-common/Wsizeof-array-div1.c    |     6 +-
 .../c-c++-common/cpp/delimited-escape-seq-8.c      |    20 +
 gcc/testsuite/c-c++-common/gomp/allocate-5.c       |    36 +
 gcc/testsuite/c-c++-common/pr108605.c              |    24 +
 gcc/testsuite/g++.dg/DRs/dr2475.C                  |     6 +
 gcc/testsuite/g++.dg/DRs/dr2478.C                  |    74 +
 gcc/testsuite/g++.dg/DRs/dr2530.C                  |     5 +
 gcc/testsuite/g++.dg/DRs/dr2673.C                  |    24 +
 gcc/testsuite/g++.dg/cpp0x/constexpr-nsdmi2.C      |     9 +
 gcc/testsuite/g++.dg/cpp0x/overload-conv-5.C       |    21 +
 gcc/testsuite/g++.dg/cpp0x/pr108698.C              |    16 +
 gcc/testsuite/g++.dg/pr108520.C                    |    17 +
 gcc/testsuite/g++.dg/pr71488.C                     |     1 +
 gcc/testsuite/g++.dg/warn/Warray-bounds-16.C       |     1 +
 gcc/testsuite/g++.dg/warn/Wstringop-overflow-4.C   |     2 +-
 gcc/testsuite/g++.target/i386/pr108711.C           |    20 +
 .../g++.target/riscv/rvv/base/exception-1.C        |    27 +
 .../g++.target/riscv/rvv/base/vaadd_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vaadd_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv-1.C        |   314 +
 .../g++.target/riscv/rvv/base/vaaddu_vv-2.C        |   314 +
 .../g++.target/riscv/rvv/base/vaaddu_vv-3.C        |   314 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tum-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tum-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tum-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tumu-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tumu-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vv_tumu-3.C   |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv32-1.C   |   308 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv32-2.C   |   308 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv32-3.C   |   308 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv64-1.C   |   314 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv64-2.C   |   314 +
 .../g++.target/riscv/rvv/base/vaaddu_vx_rv64-3.C   |   314 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-3.C           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-1.C          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-2.C          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-3.C          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-1.C          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-2.C          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-3.C          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-1.C         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-2.C         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-3.C         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-1.C         |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-2.C         |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vadc_vvm-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vadc_vvm-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vadc_vvm-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vadc_vvm_tu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vadc_vvm_tu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vadc_vvm_tu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vadc_vxm_tu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_mu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv32-1.C     |   572 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv32-2.C     |   572 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv32-3.C     |   572 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv64-1.C     |   578 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv64-2.C     |   578 +
 .../g++.target/riscv/rvv/base/vadd_vx_rv64-3.C     |   578 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_tu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vadd_vx_tum_rv64-3.C |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_mu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_rv32-1.C     |   572 +
 .../g++.target/riscv/rvv/base/vand_vx_rv32-2.C     |   572 +
 .../g++.target/riscv/rvv/base/vand_vx_rv32-3.C     |   572 +
 .../g++.target/riscv/rvv/base/vand_vx_rv64-1.C     |   578 +
 .../g++.target/riscv/rvv/base/vand_vx_rv64-2.C     |   578 +
 .../g++.target/riscv/rvv/base/vand_vx_rv64-3.C     |   578 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_tu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vand_vx_tum_rv64-3.C |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vasub_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vasub_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vasub_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vasub_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vasub_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vasub_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vasub_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv-1.C        |   314 +
 .../g++.target/riscv/rvv/base/vasubu_vv-2.C        |   314 +
 .../g++.target/riscv/rvv/base/vasubu_vv-3.C        |   314 +
 .../g++.target/riscv/rvv/base/vasubu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tum-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tum-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tum-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tumu-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tumu-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vv_tumu-3.C   |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv32-1.C   |   308 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv32-2.C   |   308 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv32-3.C   |   308 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv64-1.C   |   314 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv64-2.C   |   314 +
 .../g++.target/riscv/rvv/base/vasubu_vx_rv64-3.C   |   314 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-3.C           |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-1.C          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-2.C          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-3.C          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-1.C          |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-2.C          |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-3.C          |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-1.C         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-2.C         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-3.C         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-1.C         |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-2.C         |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_mu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv32-1.C     |   308 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv32-2.C     |   308 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv32-3.C     |   308 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv64-1.C     |   314 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv64-2.C     |   314 +
 .../g++.target/riscv/rvv/base/vdiv_vx_rv64-3.C     |   314 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vdiv_vx_tum_rv64-3.C |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vdivu_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vdivu_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vmacc_vv-1.C         |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vv-2.C         |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vv-3.C         |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vv_mu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_mu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_mu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tum-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tum-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tum-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tumu-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tumu-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vv_tumu-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_mu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv32-1.C    |   572 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv32-2.C    |   572 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv32-3.C    |   572 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv64-1.C    |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv64-2.C    |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vx_rv64-3.C    |   578 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmacc_vx_tu_rv64-3.C |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-1.C           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-2.C           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-3.C           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-1.C           |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-2.C           |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-3.C           |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-1.C          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-2.C          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-3.C          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-1.C          |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-2.C          |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-3.C          |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vv-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vv-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vv-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vvm-1.C        |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vvm-2.C        |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vvm-3.C        |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vx_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv32-1.C   |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv32-2.C   |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv32-3.C   |   289 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv64-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv64-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vmadc_vxm_rv64-3.C   |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv-1.C         |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vv-2.C         |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vv-3.C         |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vv_mu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_mu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_mu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tum-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tum-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tum-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tumu-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tumu-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vv_tumu-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_mu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_rv64-1.C    |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vx_rv64-2.C    |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vx_rv64-3.C    |   578 +
 .../g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmadd_vx_tu_rv64-3.C |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-1.C           |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-2.C           |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-3.C           |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-1.C          |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-2.C          |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-3.C          |   292 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_mu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv32-1.C     |   308 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv32-2.C     |   308 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv32-3.C     |   308 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv64-1.C     |   314 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv64-2.C     |   314 +
 .../g++.target/riscv/rvv/base/vmax_vx_rv64-3.C     |   314 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_tu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmax_vx_tum_rv64-3.C |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmaxu_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-1.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-2.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-3.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-4.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-5.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm-6.C       |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-4.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-5.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vvm_tu-6.C    |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vmerge_vxm_rv64-3.C  |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-1.C          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-2.C          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-3.C          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-1.C          |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-2.C          |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-3.C          |   292 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_mu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv32-1.C     |   308 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv32-2.C     |   308 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv32-3.C     |   308 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv64-1.C     |   314 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv64-2.C     |   314 +
 .../g++.target/riscv/rvv/base/vmin_vx_rv64-3.C     |   314 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_tu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmin_vx_tum_rv64-3.C |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vminu_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vminu_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vmsbc_vv-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vv-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vv-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vvm-1.C        |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vvm-2.C        |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vvm-3.C        |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vx_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv32-1.C   |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv32-2.C   |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv32-3.C   |   289 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv64-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv64-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vmsbc_vxm_rv64-3.C   |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_m-1.C       |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_m-2.C       |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_m-3.C       |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_mu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_mu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vv_mu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_m_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_mu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmseq_vx_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsge_vv-1.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv-2.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_m-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_m-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_m-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_m_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv32-1.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv32-2.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv32-3.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv64-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv64-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsge_vx_rv64-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_m-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_m-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_m-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_m_rv64-3.C |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv32-1.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv32-2.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv32-3.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv64-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv64-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsgeu_vx_rv64-3.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv-1.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv-2.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_m-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_m-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_m-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_m_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv32-1.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv32-2.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv32-3.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv64-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv64-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsgt_vx_rv64-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_m-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_m-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_m-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_m_rv64-3.C |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv32-1.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv32-2.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv32-3.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv64-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv64-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsgtu_vx_rv64-3.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv-1.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv-2.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_m-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_m-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_m-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_m_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv32-1.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv32-2.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv32-3.C    |   157 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv64-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv64-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsle_vx_rv64-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_m-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_m-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_m-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_m_rv64-3.C |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv32-1.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv32-2.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv32-3.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv64-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv64-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsleu_vx_rv64-3.C   |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv-1.C         |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv-2.C         |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_m-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_m-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_m-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_m_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv32-1.C    |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv32-2.C    |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv32-3.C    |   157 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv64-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv64-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmslt_vx_rv64-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_m-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_m-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_m-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_m_rv64-3.C |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv32-1.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv32-2.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv32-3.C   |   157 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv64-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv64-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsltu_vx_rv64-3.C   |   160 +
 .../g++.target/riscv/rvv/base/vmsne_vv-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_m-1.C       |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_m-2.C       |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_m-3.C       |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_mu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_mu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vv_mu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_m_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_mu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vmsne_vx_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv-1.C          |   578 +
 .../g++.target/riscv/rvv/base/vmul_vv-2.C          |   578 +
 .../g++.target/riscv/rvv/base/vmul_vv-3.C          |   578 +
 .../g++.target/riscv/rvv/base/vmul_vv_mu-1.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_mu-2.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_mu-3.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tu-1.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tu-2.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tu-3.C       |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tum-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tum-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tum-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tumu-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tumu-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vmul_vv_tumu-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_mu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv32-1.C     |   572 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv32-2.C     |   572 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv32-3.C     |   572 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv64-1.C     |   578 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv64-2.C     |   578 +
 .../g++.target/riscv/rvv/base/vmul_vx_rv64-3.C     |   578 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_tu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vmul_vx_tum_rv64-3.C |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vmulh_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv-1.C       |   314 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv-2.C       |   314 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv-3.C       |   314 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_mu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tum-3.C   |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vv_tumu-3.C  |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-1.C  |   308 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-2.C  |   308 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv32-3.C  |   308 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-1.C  |   314 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-2.C  |   314 +
 .../g++.target/riscv/rvv/base/vmulhsu_vx_rv64-3.C  |   314 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-3.C          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-1.C         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-2.C         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-3.C         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-1.C         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-2.C         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-3.C         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.C        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.C        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.C        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.C        |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.C        |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.C        |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-1.C   |   308 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-2.C   |   308 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv32-3.C   |   308 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-1.C   |   314 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-2.C   |   314 +
 .../g++.target/riscv/rvv/base/vmulhu_vx_rv64-3.C   |   314 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-3.C           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-1.C          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-2.C          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-3.C          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-1.C          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-2.C          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-3.C          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-1.C         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-2.C         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-3.C         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-1.C         |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-2.C         |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-3.C         |   160 +
 gcc/testsuite/g++.target/riscv/rvv/base/vmv_v-1.C  |   392 +
 .../g++.target/riscv/rvv/base/vmv_v_tu-1.C         |   392 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv32-1.C     |   289 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv32-2.C     |   289 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv32-3.C     |   289 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv64-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv64-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vmv_v_x_rv64-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vnclip_vv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vnclip_vx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclip_vx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vv-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vv-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vv_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vx-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vx-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vnclipu_vx_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vncvt_x-1.C          |   396 +
 .../g++.target/riscv/rvv/base/vncvt_x-2.C          |   396 +
 .../g++.target/riscv/rvv/base/vncvt_x-3.C          |   396 +
 .../g++.target/riscv/rvv/base/vncvt_x_mu-1.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_mu-2.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_mu-3.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tu-1.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tu-2.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tu-3.C       |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tum-1.C      |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tum-2.C      |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tum-3.C      |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tumu-1.C     |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tumu-2.C     |   201 +
 .../g++.target/riscv/rvv/base/vncvt_x_tumu-3.C     |   201 +
 gcc/testsuite/g++.target/riscv/rvv/base/vneg_v-1.C |   314 +
 gcc/testsuite/g++.target/riscv/rvv/base/vneg_v-2.C |   314 +
 gcc/testsuite/g++.target/riscv/rvv/base/vneg_v-3.C |   314 +
 .../g++.target/riscv/rvv/base/vneg_v_mu-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_mu-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_mu-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tu-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tu-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tu-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tum-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tum-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tum-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tumu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tumu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vneg_v_tumu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vnmsac_vv-1.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsac_vv-2.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsac_vv-3.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_mu-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_mu-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_mu-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tu-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tu-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tu-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tum-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tum-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tum-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tumu-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tumu-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vv_tumu-3.C   |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv32-1.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv32-2.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv32-3.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv64-1.C   |   578 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv64-2.C   |   578 +
 .../g++.target/riscv/rvv/base/vnmsac_vx_rv64-3.C   |   578 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-3.C           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-1.C          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-2.C          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-3.C          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-1.C          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-2.C          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-3.C          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-1.C         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-2.C         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-3.C         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-1.C         |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-2.C         |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv-1.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsub_vv-2.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsub_vv-3.C        |   578 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_mu-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_mu-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_mu-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tu-1.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tu-2.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tu-3.C     |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tum-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tum-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tum-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tumu-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tumu-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vv_tumu-3.C   |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv32-1.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv32-2.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv32-3.C   |   572 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv64-1.C   |   578 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv64-2.C   |   578 +
 .../g++.target/riscv/rvv/base/vnmsub_vx_rv64-3.C   |   578 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-3.C           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-1.C          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-2.C          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-3.C          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-1.C          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-2.C          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-3.C          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-1.C         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-2.C         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-3.C         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-1.C         |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-2.C         |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-3.C         |   292 +
 gcc/testsuite/g++.target/riscv/rvv/base/vnot_v-1.C |   314 +
 gcc/testsuite/g++.target/riscv/rvv/base/vnot_v-2.C |   314 +
 gcc/testsuite/g++.target/riscv/rvv/base/vnot_v-3.C |   314 +
 .../g++.target/riscv/rvv/base/vnot_v_mu-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_mu-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_mu-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tu-1.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tu-2.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tu-3.C        |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tum-1.C       |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tum-2.C       |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tum-3.C       |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tumu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tumu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vnot_v_tumu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vnsra_vv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsra_vx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsra_vx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vnsrl_vx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv32-1.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv32-2.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv32-3.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv64-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv64-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_mu_rv64-3.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_rv32-1.C      |   572 +
 .../g++.target/riscv/rvv/base/vor_vx_rv32-2.C      |   572 +
 .../g++.target/riscv/rvv/base/vor_vx_rv32-3.C      |   572 +
 .../g++.target/riscv/rvv/base/vor_vx_rv64-1.C      |   578 +
 .../g++.target/riscv/rvv/base/vor_vx_rv64-2.C      |   578 +
 .../g++.target/riscv/rvv/base/vor_vx_rv64-3.C      |   578 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv32-1.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv32-2.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv32-3.C   |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv64-1.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv64-2.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tu_rv64-3.C   |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tum_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vor_vx_tumu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_mu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv32-1.C     |   308 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv32-2.C     |   308 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv32-3.C     |   308 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv64-1.C     |   314 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv64-2.C     |   314 +
 .../g++.target/riscv/rvv/base/vrem_vx_rv64-3.C     |   314 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv32-1.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv32-2.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv32-3.C  |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv64-1.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv64-2.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_tu_rv64-3.C  |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vrem_vx_tum_rv64-3.C |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vremu_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vremu_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vrsub_vx_mu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv32-1.C    |   572 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv32-2.C    |   572 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv32-3.C    |   572 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv64-1.C    |   578 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv64-2.C    |   578 +
 .../g++.target/riscv/rvv/base/vrsub_vx_rv64-3.C    |   578 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vrsub_vx_tu_rv64-3.C |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-1.C           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-2.C           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-3.C           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-1.C           |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-2.C           |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-3.C           |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-1.C          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-2.C          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-3.C          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-1.C          |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-2.C          |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-3.C          |   292 +
 .../g++.target/riscv/rvv/base/vsadd_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vsadd_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv-1.C        |   314 +
 .../g++.target/riscv/rvv/base/vsaddu_vv-2.C        |   314 +
 .../g++.target/riscv/rvv/base/vsaddu_vv-3.C        |   314 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tum-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tum-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tum-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tumu-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tumu-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vv_tumu-3.C   |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv32-1.C   |   308 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv32-2.C   |   308 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv32-3.C   |   308 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv64-1.C   |   314 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv64-2.C   |   314 +
 .../g++.target/riscv/rvv/base/vsaddu_vx_rv64-3.C   |   314 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-3.C           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-1.C          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-2.C          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-3.C          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-1.C          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-2.C          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-3.C          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-1.C         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-2.C         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-3.C         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-1.C         |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-2.C         |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vsbc_vvm-1.C         |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vvm-2.C         |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vvm-3.C         |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vvm_tu-1.C      |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vvm_tu-2.C      |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vvm_tu-3.C      |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv32-1.C    |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv32-2.C    |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv32-3.C    |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv64-1.C    |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv64-2.C    |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_rv64-3.C    |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vsbc_vxm_tu_rv64-3.C |   292 +
 .../g++.target/riscv/rvv/base/vsext_vf2-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vsext_vf2-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vsext_vf2-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vsext_vf2_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf2_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vsext_vf4-1.C        |   132 +
 .../g++.target/riscv/rvv/base/vsext_vf4-2.C        |   132 +
 .../g++.target/riscv/rvv/base/vsext_vf4-3.C        |   132 +
 .../g++.target/riscv/rvv/base/vsext_vf4_mu-1.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_mu-2.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_mu-3.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tu-1.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tu-2.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tu-3.C     |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tum-1.C    |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tum-2.C    |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tum-3.C    |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tumu-1.C   |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tumu-2.C   |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf4_tumu-3.C   |    69 +
 .../g++.target/riscv/rvv/base/vsext_vf8-1.C        |    62 +
 .../g++.target/riscv/rvv/base/vsext_vf8-2.C        |    62 +
 .../g++.target/riscv/rvv/base/vsext_vf8-3.C        |    62 +
 .../g++.target/riscv/rvv/base/vsext_vf8_mu-1.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_mu-2.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_mu-3.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tu-1.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tu-2.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tu-3.C     |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tum-1.C    |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tum-2.C    |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tum-3.C    |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tumu-1.C   |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tumu-2.C   |    34 +
 .../g++.target/riscv/rvv/base/vsext_vf8_tumu-3.C   |    34 +
 .../g++.target/riscv/rvv/base/vsmul_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vsmul_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssra_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vx-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vx-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vssra_vx_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssra_vx_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vx-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vx-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vssrl_vx_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssrl_vx_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv-1.C         |   314 +
 .../g++.target/riscv/rvv/base/vssub_vv-2.C         |   314 +
 .../g++.target/riscv/rvv/base/vssub_vv-3.C         |   314 +
 .../g++.target/riscv/rvv/base/vssub_vv_mu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_mu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_mu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tu-1.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tu-2.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tu-3.C      |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tum-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tum-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tum-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tumu-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tumu-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssub_vv_tumu-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_mu_rv64-3.C |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv32-1.C    |   308 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv32-2.C    |   308 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv32-3.C    |   308 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv64-1.C    |   314 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv64-2.C    |   314 +
 .../g++.target/riscv/rvv/base/vssub_vx_rv64-3.C    |   314 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv32-1.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv32-2.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv32-3.C |   157 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv64-1.C |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv64-2.C |   160 +
 .../g++.target/riscv/rvv/base/vssub_vx_tu_rv64-3.C |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-1.C           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-2.C           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-3.C           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-1.C           |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-2.C           |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-3.C           |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-1.C          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-2.C          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-3.C          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-1.C          |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-2.C          |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-3.C          |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv-1.C        |   314 +
 .../g++.target/riscv/rvv/base/vssubu_vv-2.C        |   314 +
 .../g++.target/riscv/rvv/base/vssubu_vv-3.C        |   314 +
 .../g++.target/riscv/rvv/base/vssubu_vv_mu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_mu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_mu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tu-1.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tu-2.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tu-3.C     |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tum-1.C    |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tum-2.C    |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tum-3.C    |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tumu-1.C   |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tumu-2.C   |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vv_tumu-3.C   |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-3.C           |   160 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv32-1.C   |   308 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv32-2.C   |   308 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv32-3.C   |   308 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv64-1.C   |   314 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv64-2.C   |   314 +
 .../g++.target/riscv/rvv/base/vssubu_vx_rv64-3.C   |   314 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-1.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-2.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-3.C           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-1.C           |   160 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-2.C           |   160 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-3.C           |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-1.C          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-2.C          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-3.C          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-1.C          |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-2.C          |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-3.C          |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-1.C         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-2.C         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-3.C         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-1.C         |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-2.C         |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-3.C         |   160 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_mu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv32-1.C     |   572 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv32-2.C     |   572 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv32-3.C     |   572 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv64-1.C     |   578 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv64-2.C     |   578 +
 .../g++.target/riscv/rvv/base/vsub_vx_rv64-3.C     |   578 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_tu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vsub_vx_tum_rv64-3.C |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vwadd_vv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_vx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_vx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwadd_wx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwadd_wx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_vx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwaddu_wx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x-1.C          |   216 +
 .../g++.target/riscv/rvv/base/vwcvt_x-2.C          |   216 +
 .../g++.target/riscv/rvv/base/vwcvt_x-3.C          |   216 +
 .../g++.target/riscv/rvv/base/vwcvt_x_mu-1.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_mu-2.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_mu-3.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tu-1.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tu-2.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tu-3.C       |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tum-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tum-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tum-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tumu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tumu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvt_x_tumu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwcvtu_x-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwcvtu_x-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwcvtu_x_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmacc_vx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv-1.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv-2.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv-3.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_mu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_mu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_mu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tum-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tum-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tum-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-1.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-2.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vv_tumu-3.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx-1.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx-2.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx-3.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_mu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_mu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_mu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tum-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tum-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tum-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-1.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-2.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccsu_vx_tumu-3.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vv_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccu_vx_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx-1.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx-2.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx-3.C      |   216 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_mu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_mu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_mu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tum-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tum-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tum-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tumu-1.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tumu-2.C |   111 +
 .../g++.target/riscv/rvv/base/vwmaccus_vx_tumu-3.C |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwmul_vx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmul_vx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vv_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx-1.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx-2.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx-3.C       |   216 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_mu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tum-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-1.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-2.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulsu_vx_tumu-3.C  |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwmulu_vx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_vx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_vx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wv-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wv-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wv_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wv_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx-1.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wx-2.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wx-3.C         |   216 +
 .../g++.target/riscv/rvv/base/vwsub_wx_mu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_mu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_mu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tu-1.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tu-2.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tu-3.C      |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tum-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tum-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tum-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tumu-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tumu-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsub_wx_tumu-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_vx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wv-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wv-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wv_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wx-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wx-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vwsubu_wx_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_mu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv32-1.C     |   572 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv32-2.C     |   572 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv32-3.C     |   572 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv64-1.C     |   578 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv64-2.C     |   578 +
 .../g++.target/riscv/rvv/base/vxor_vx_rv64-3.C     |   578 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv32-1.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv32-2.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv32-3.C  |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv64-1.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv64-2.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_tu_rv64-3.C  |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv32-1.C |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv32-2.C |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv32-3.C |   289 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv64-1.C |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv64-2.C |   292 +
 .../g++.target/riscv/rvv/base/vxor_vx_tum_rv64-3.C |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-1.C           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-2.C           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-3.C           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-1.C           |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-2.C           |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-3.C           |   292 +
 .../g++.target/riscv/rvv/base/vzext_vf2-1.C        |   216 +
 .../g++.target/riscv/rvv/base/vzext_vf2-2.C        |   216 +
 .../g++.target/riscv/rvv/base/vzext_vf2-3.C        |   216 +
 .../g++.target/riscv/rvv/base/vzext_vf2_mu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_mu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_mu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tu-1.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tu-2.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tu-3.C     |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tum-1.C    |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tum-2.C    |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tum-3.C    |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tumu-1.C   |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tumu-2.C   |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf2_tumu-3.C   |   111 +
 .../g++.target/riscv/rvv/base/vzext_vf4-1.C        |   132 +
 .../g++.target/riscv/rvv/base/vzext_vf4-2.C        |   132 +
 .../g++.target/riscv/rvv/base/vzext_vf4-3.C        |   132 +
 .../g++.target/riscv/rvv/base/vzext_vf4_mu-1.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_mu-2.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_mu-3.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tu-1.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tu-2.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tu-3.C     |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tum-1.C    |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tum-2.C    |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tum-3.C    |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tumu-1.C   |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tumu-2.C   |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf4_tumu-3.C   |    69 +
 .../g++.target/riscv/rvv/base/vzext_vf8-1.C        |    62 +
 .../g++.target/riscv/rvv/base/vzext_vf8-2.C        |    62 +
 .../g++.target/riscv/rvv/base/vzext_vf8-3.C        |    62 +
 .../g++.target/riscv/rvv/base/vzext_vf8_mu-1.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_mu-2.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_mu-3.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tu-1.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tu-2.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tu-3.C     |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tum-1.C    |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tum-2.C    |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tum-3.C    |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C   |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C   |    34 +
 .../g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C   |    34 +
 .../gcc.c-torture/compile/dce-inline-asm-1.c       |    15 +
 .../gcc.c-torture/compile/dce-inline-asm-2.c       |    16 +
 gcc/testsuite/gcc.c-torture/compile/pr108688-1.c   |    14 +
 gcc/testsuite/gcc.dg/Warray-bounds-52.c            |     2 +-
 .../gcc.dg/Wbuiltin-declaration-mismatch-7.c       |     2 +-
 gcc/testsuite/gcc.dg/Wstringop-overflow-62.c       |     2 +-
 .../analyzer/deref-before-check-macro-pr108745.c   |    54 +
 .../gcc.dg/analyzer/deref-before-check-macro.c     |    25 +
 .../gcc.dg/analyzer/torture/uninit-pr108733.c      |    65 +
 gcc/testsuite/gcc.dg/analyzer/uninit-7.c           |   127 +
 gcc/testsuite/gcc.dg/analyzer/uninit-pr108704.c    |    29 +
 gcc/testsuite/gcc.dg/asan/pr108777-1.c             |    28 +
 gcc/testsuite/gcc.dg/asan/pr108777-2.c             |    24 +
 gcc/testsuite/gcc.dg/asan/pr108777-3.c             |    28 +
 gcc/testsuite/gcc.dg/asan/pr108777-4.c             |    24 +
 gcc/testsuite/gcc.dg/asan/pr108777-5.c             |    28 +
 gcc/testsuite/gcc.dg/asan/pr108777-6.c             |    24 +
 gcc/testsuite/gcc.dg/attr-vector_size.c            |     4 +-
 gcc/testsuite/gcc.dg/c2x-constexpr-1.c             |    11 +
 gcc/testsuite/gcc.dg/c2x-constexpr-3.c             |    12 +-
 gcc/testsuite/gcc.dg/c2x-nullptr-1.c               |    16 +-
 gcc/testsuite/gcc.dg/c2x-nullptr-3.c               |    19 +-
 gcc/testsuite/gcc.dg/completion-3.c                |     1 +
 gcc/testsuite/gcc.dg/ipa/pr108679.c                |    25 +
 gcc/testsuite/gcc.dg/overflow-warn-9.c             |     2 +-
 gcc/testsuite/gcc.dg/pr100590.c                    |     2 +-
 gcc/testsuite/gcc.dg/pr108688.c                    |    16 +
 gcc/testsuite/gcc.dg/pr108691.c                    |     9 +
 gcc/testsuite/gcc.dg/pr108692.c                    |    31 +
 gcc/testsuite/gcc.dg/pr108787.c                    |    27 +
 gcc/testsuite/gcc.dg/pr65658.c                     |    12 +-
 gcc/testsuite/gcc.dg/torture/pr100398.c            |     2 +-
 gcc/testsuite/gcc.dg/torture/pr108737.c            |    19 +
 gcc/testsuite/gcc.dg/torture/pr108782.c            |    21 +
 gcc/testsuite/gcc.dg/tree-ssa/bool-minus-1.c       |    11 +
 gcc/testsuite/gcc.dg/tree-ssa/bool-minus-2.c       |    33 +
 gcc/testsuite/gcc.dg/tree-ssa/pr108354-1.c         |    26 +
 gcc/testsuite/gcc.dg/tree-ssa/pr108684-1.c         |    18 +
 gcc/testsuite/gcc.dg/vect/pr108316.c               |    11 +
 gcc/testsuite/gcc.target/aarch64/pr108681.c        |    15 +
 gcc/testsuite/gcc.target/aarch64/sve/fabd_1.c      |     2 +-
 gcc/testsuite/gcc.target/aarch64/sve/fmul_1.c      |    12 +-
 gcc/testsuite/gcc.target/aarch64/sve/fp_arith_1.c  |    12 +-
 gcc/testsuite/gcc.target/aarch64/sve/fsubr_1.c     |     2 +-
 gcc/testsuite/gcc.target/arc/milli-1.c             |     2 +-
 gcc/testsuite/gcc.target/bpf/ldxdw.c               |    12 +
 gcc/testsuite/gcc.target/i386/pr103541.c           |    14 +
 gcc/testsuite/gcc.target/i386/pr108516-1.c         |    19 +
 gcc/testsuite/gcc.target/i386/pr108516-2.c         |    19 +
 gcc/testsuite/gcc.target/i386/pr108724.c           |    15 +
 gcc/testsuite/gcc.target/i386/pr108774.c           |    11 +
 .../gcc.target/powerpc/p9-vec-length-epil-1.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-2.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-3.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-4.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-5.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-6.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-epil-8.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-1.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-2.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-3.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-4.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-5.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-6.c      |     2 +-
 .../gcc.target/powerpc/p9-vec-length-full-8.c      |     2 +-
 gcc/testsuite/gcc.target/powerpc/pr103109-1.c      |     4 +-
 gcc/testsuite/gcc.target/powerpc/pr108787.c        |     6 +
 gcc/testsuite/gcc.target/powerpc/pr96373.c         |    31 +
 .../riscv/rvv/base/binop_vv_constraint-2.c         |    15 +
 .../riscv/rvv/base/binop_vv_constraint-3.c         |    27 +
 .../riscv/rvv/base/binop_vv_constraint-4.c         |    27 +
 .../riscv/rvv/base/binop_vv_constraint-5.c         |    29 +
 .../riscv/rvv/base/binop_vv_constraint-6.c         |    27 +
 .../riscv/rvv/base/binop_vv_constraint-7.c         |    29 +
 .../riscv/rvv/base/binop_vx_constraint-1.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-10.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-100.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-101.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-102.c       |    18 +
 .../riscv/rvv/base/binop_vx_constraint-103.c       |   123 +
 .../riscv/rvv/base/binop_vx_constraint-104.c       |    72 +
 .../riscv/rvv/base/binop_vx_constraint-105.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-106.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-107.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-108.c       |    18 +
 .../riscv/rvv/base/binop_vx_constraint-109.c       |   123 +
 .../riscv/rvv/base/binop_vx_constraint-11.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-110.c       |    72 +
 .../riscv/rvv/base/binop_vx_constraint-111.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-112.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-113.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-114.c       |    18 +
 .../riscv/rvv/base/binop_vx_constraint-115.c       |    72 +
 .../riscv/rvv/base/binop_vx_constraint-116.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-117.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-118.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-119.c       |    18 +
 .../riscv/rvv/base/binop_vx_constraint-12.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-120.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-121.c       |    55 +
 .../riscv/rvv/base/binop_vx_constraint-122.c       |    21 +
 .../riscv/rvv/base/binop_vx_constraint-123.c       |    15 +
 .../riscv/rvv/base/binop_vx_constraint-124.c       |    27 +
 .../riscv/rvv/base/binop_vx_constraint-125.c       |    27 +
 .../riscv/rvv/base/binop_vx_constraint-126.c       |    29 +
 .../riscv/rvv/base/binop_vx_constraint-127.c       |    27 +
 .../riscv/rvv/base/binop_vx_constraint-128.c       |    29 +
 .../riscv/rvv/base/binop_vx_constraint-129.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-13.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-130.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-131.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-132.c       |    59 +
 .../riscv/rvv/base/binop_vx_constraint-133.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-134.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-135.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-136.c       |    59 +
 .../riscv/rvv/base/binop_vx_constraint-137.c       |   123 +
 .../riscv/rvv/base/binop_vx_constraint-138.c       |   123 +
 .../riscv/rvv/base/binop_vx_constraint-139.c       |    72 +
 .../riscv/rvv/base/binop_vx_constraint-14.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-140.c       |    72 +
 .../riscv/rvv/base/binop_vx_constraint-141.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-142.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-143.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-144.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-145.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-146.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-147.c       |    19 +
 .../riscv/rvv/base/binop_vx_constraint-148.c       |    20 +
 .../riscv/rvv/base/binop_vx_constraint-149.c       |    19 +
 .../riscv/rvv/base/binop_vx_constraint-15.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-150.c       |    21 +
 .../riscv/rvv/base/binop_vx_constraint-151.c       |    20 +
 .../riscv/rvv/base/binop_vx_constraint-152.c       |    20 +
 .../riscv/rvv/base/binop_vx_constraint-153.c       |    75 +
 .../riscv/rvv/base/binop_vx_constraint-154.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-155.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-156.c       |    65 +
 .../riscv/rvv/base/binop_vx_constraint-157.c       |   133 +
 .../riscv/rvv/base/binop_vx_constraint-158.c       |    69 +
 .../riscv/rvv/base/binop_vx_constraint-159.c       |    65 +
 .../riscv/rvv/base/binop_vx_constraint-16.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-160.c       |   133 +
 .../riscv/rvv/base/binop_vx_constraint-161.c       |    76 +
 .../riscv/rvv/base/binop_vx_constraint-162.c       |    17 +
 .../riscv/rvv/base/binop_vx_constraint-163.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-164.c       |    16 +
 .../riscv/rvv/base/binop_vx_constraint-165.c       |    13 +
 .../riscv/rvv/base/binop_vx_constraint-166.c       |    15 +
 .../riscv/rvv/base/binop_vx_constraint-17.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-18.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-19.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-2.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-20.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-21.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-22.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-23.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-24.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-25.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-26.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-27.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-28.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-29.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-3.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-30.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-31.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-32.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-33.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-34.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-35.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-36.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-37.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-38.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-39.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-4.c         |   160 +
 .../riscv/rvv/base/binop_vx_constraint-40.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-41.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-42.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-43.c        |   132 +
 .../riscv/rvv/base/binop_vx_constraint-44.c        |   160 +
 .../riscv/rvv/base/binop_vx_constraint-45.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-46.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-47.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-48.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-49.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-5.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-50.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-51.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-52.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-53.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-54.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-55.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-56.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-57.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-58.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-59.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-6.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-60.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-61.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-62.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-63.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-64.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-65.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-66.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-67.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-68.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-69.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-7.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-70.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-71.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-72.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-73.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-74.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-75.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-76.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-77.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-78.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-79.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-8.c         |   160 +
 .../riscv/rvv/base/binop_vx_constraint-80.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-81.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-82.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-83.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-84.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-85.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-86.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-87.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-88.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-89.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-9.c         |   132 +
 .../riscv/rvv/base/binop_vx_constraint-90.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-91.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-92.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-93.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-94.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-95.c        |    16 +
 .../riscv/rvv/base/binop_vx_constraint-96.c        |    18 +
 .../riscv/rvv/base/binop_vx_constraint-97.c        |   123 +
 .../riscv/rvv/base/binop_vx_constraint-98.c        |    72 +
 .../riscv/rvv/base/binop_vx_constraint-99.c        |    16 +
 .../riscv/rvv/base/ternop_vv_constraint-1.c        |    83 +
 .../riscv/rvv/base/ternop_vv_constraint-2.c        |    83 +
 .../riscv/rvv/base/ternop_vx_constraint-1.c        |    71 +
 .../riscv/rvv/base/ternop_vx_constraint-2.c        |    38 +
 .../riscv/rvv/base/ternop_vx_constraint-3.c        |   125 +
 .../riscv/rvv/base/ternop_vx_constraint-4.c        |   123 +
 .../riscv/rvv/base/ternop_vx_constraint-5.c        |   123 +
 .../riscv/rvv/base/ternop_vx_constraint-6.c        |   130 +
 .../riscv/rvv/base/ternop_vx_constraint-7.c        |   130 +
 .../riscv/rvv/base/unop_v_constraint-1.c           |   132 +
 .../riscv/rvv/base/unop_v_constraint-2.c           |   132 +
 .../gcc.target/riscv/rvv/base/vaadd_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vaadd_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vaadd_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vaadd_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tum-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tum-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tum-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tumu-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tumu-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vv_tumu-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vaaddu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vaaddu_vx_rv64-3.c   |   160 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tu_rv64-3.c           |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-1.c          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-2.c          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv32-3.c          |   157 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-1.c          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-2.c          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tum_rv64-3.c          |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-1.c         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-2.c         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv32-3.c         |   157 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-1.c         |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-2.c         |   160 +
 .../riscv/rvv/base/vaaddu_vx_tumu_rv64-3.c         |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vadc-1.c   |    27 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vadc-2.c   |    48 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vadc-3.c   |    78 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vadc-4.c   |    79 +
 .../gcc.target/riscv/rvv/base/vadc_vvm-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vvm-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vvm-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vvm_tu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vvm_tu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vvm_tu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vadc_vxm_tu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_m_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_mu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vadd_vx_tum_rv64-3.c |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vadd_vx_tumu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_m_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_mu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vand_vx_tum_rv64-3.c |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vand_vx_tumu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vasub_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vasub_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vasub_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vasub_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tum-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tum-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tum-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tumu-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tumu-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vv_tumu-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vasubu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vasubu_vx_rv64-3.c   |   160 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vasubu_vx_tu_rv64-3.c           |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-1.c          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-2.c          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv32-3.c          |   157 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-1.c          |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-2.c          |   160 +
 .../riscv/rvv/base/vasubu_vx_tum_rv64-3.c          |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-1.c         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-2.c         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv32-3.c         |   157 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-1.c         |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-2.c         |   160 +
 .../riscv/rvv/base/vasubu_vx_tumu_rv64-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_m_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_mu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv32-1.c     |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv32-2.c     |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv32-3.c     |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv64-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv64-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_rv64-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vdiv_vx_tum_rv64-3.c |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vdiv_vx_tumu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vdivu_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vdivu_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vdivu_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vmacc_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_m-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_m-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_m-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_mu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_mu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_mu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tum-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tum-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tum-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tumu-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tumu-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vv_tumu-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_m_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_mu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmacc_vx_tu_rv64-3.c |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-1.c           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-2.c           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv32-3.c           |   289 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-1.c           |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-2.c           |   292 +
 .../riscv/rvv/base/vmacc_vx_tum_rv64-3.c           |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-1.c          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-2.c          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv32-3.c          |   289 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-1.c          |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-2.c          |   292 +
 .../riscv/rvv/base/vmacc_vx_tumu_rv64-3.c          |   292 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-1.c  |    25 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-2.c  |    43 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-3.c  |    78 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-4.c  |    79 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-5.c  |    24 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-6.c  |    43 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-7.c  |    85 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmadc-8.c  |    86 +
 .../gcc.target/riscv/rvv/base/vmadc_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vvm-1.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vvm-2.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vvm-3.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmadc_vxm_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_m-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_m-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_m-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_mu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_mu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_mu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tum-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tum-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tum-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tumu-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tumu-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vv_tumu-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_m_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_mu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmadd_vx_tu_rv64-3.c |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv32-1.c           |   289 +
 .../riscv/rvv/base/vmadd_vx_tum_rv32-2.c           |   289 +
 .../riscv/rvv/base/vmadd_vx_tum_rv32-3.c           |   289 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-1.c           |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-2.c           |   292 +
 .../riscv/rvv/base/vmadd_vx_tum_rv64-3.c           |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv32-1.c          |   289 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv32-2.c          |   289 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv32-3.c          |   289 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-1.c          |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-2.c          |   292 +
 .../riscv/rvv/base/vmadd_vx_tumu_rv64-3.c          |   292 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_m_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_mu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv32-1.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv32-2.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv32-3.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv64-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv64-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_rv64-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmax_vx_tum_rv64-3.c |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmax_vx_tumu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmaxu_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vmaxu_vx_tumu_rv64-3.c          |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmerge-1.c |    27 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmerge-2.c |    47 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmerge-3.c |    78 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmerge-4.c |    79 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-1.c       |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-2.c       |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-3.c       |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-4.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-5.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm-6.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-1.c    |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-2.c    |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-3.c    |    69 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-4.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-5.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vvm_tu-6.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmerge_vxm_rv64-3.c  |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-1.c          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-2.c          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv32-3.c          |   289 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-1.c          |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-2.c          |   292 +
 .../riscv/rvv/base/vmerge_vxm_tu_rv64-3.c          |   292 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_m_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_mu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv32-1.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv32-2.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv32-3.c     |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv64-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv64-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_rv64-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmin_vx_tum_rv64-3.c |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmin_vx_tumu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vminu_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vminu_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vminu_vx_tumu_rv64-3.c          |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-1.c  |    25 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-2.c  |    42 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-3.c  |    77 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-4.c  |    78 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-5.c  |    24 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-6.c  |    42 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-7.c  |    84 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vmsbc-8.c  |    84 +
 .../gcc.target/riscv/rvv/base/vmsbc_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vvm-1.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vvm-2.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vvm-3.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmsbc_vxm_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_m-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_m-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_m-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_mu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_mu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vv_mu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_m_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_mu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmseq_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsge_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsge_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmsgeu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsgeu_vx_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsgt_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmsgtu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsgtu_vx_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsle_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmsleu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsleu_vx_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmslt_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmsltu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsltu_vx_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmsne_vv-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_m-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_m-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_m-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_mu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_mu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vv_mu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_m_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_mu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmsne_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv-1.c          |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv-2.c          |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv-3.c          |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_m-1.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_m-2.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_m-3.c        |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_mu-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_mu-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_mu-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tu-1.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tu-2.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tu-3.c       |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tum-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tum-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tum-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tumu-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tumu-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vv_tumu-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_m_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_mu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vmul_vx_tum_rv64-3.c |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vmul_vx_tumu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vmulh_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulh_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmulh_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vmulh_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_m-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_mu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tum-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vv_tumu-3.c  |   160 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmulhsu_vx_m_rv64-3.c           |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_mu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vmulhsu_vx_rv64-3.c  |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tu_rv64-3.c          |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-1.c         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-2.c         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv32-3.c         |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-1.c         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-2.c         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tum_rv64-3.c         |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-1.c        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-2.c        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv32-3.c        |   157 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-1.c        |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-2.c        |   160 +
 .../riscv/rvv/base/vmulhsu_vx_tumu_rv64-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tum-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vv_tumu-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmulhu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vmulhu_vx_rv64-3.c   |   160 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tu_rv64-3.c           |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-1.c          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-2.c          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv32-3.c          |   157 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-1.c          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-2.c          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tum_rv64-3.c          |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-1.c         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-2.c         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv32-3.c         |   157 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-1.c         |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-2.c         |   160 +
 .../riscv/rvv/base/vmulhu_vx_tumu_rv64-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vmv_v_v-1.c          |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_v-2.c          |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_v-3.c          |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_v_tu-1.c       |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_v_tu-2.c       |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_v_tu-3.c       |   276 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vmv_v_x_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vnclip_wv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclip_wx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wv_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vnclipu_wx_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vncvt_x-1.c          |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x-2.c          |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x-3.c          |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_m-1.c        |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_m-2.c        |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_m-3.c        |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_mu-1.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_mu-2.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_mu-3.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tu-1.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tu-2.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tu-3.c       |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tum-1.c      |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tum-2.c      |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tum-3.c      |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tumu-1.c     |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tumu-2.c     |   201 +
 .../gcc.target/riscv/rvv/base/vncvt_x_tumu-3.c     |   201 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vneg_v-1.c |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vneg_v-2.c |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vneg_v-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_m-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_m-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_m-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_mu-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_mu-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_mu-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tu-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tu-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tu-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tum-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tum-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tum-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tumu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tumu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vneg_v_tumu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv-1.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv-2.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv-3.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_m-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_m-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_m-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_mu-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_mu-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_mu-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tu-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tu-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tu-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tum-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tum-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tum-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tumu-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tumu-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vv_tumu-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_m_rv64-3.c |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vnmsac_vx_mu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsac_vx_rv64-3.c   |   292 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tu_rv64-3.c           |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-1.c          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-2.c          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv32-3.c          |   289 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-1.c          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-2.c          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tum_rv64-3.c          |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-1.c         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-2.c         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv32-3.c         |   289 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-1.c         |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-2.c         |   292 +
 .../riscv/rvv/base/vnmsac_vx_tumu_rv64-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv-1.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv-2.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv-3.c        |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_m-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_m-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_m-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_mu-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_mu-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_mu-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tu-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tu-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tu-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tum-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tum-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tum-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tumu-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tumu-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vv_tumu-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_m_rv64-3.c |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vnmsub_vx_mu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vnmsub_vx_rv64-3.c   |   292 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tu_rv64-3.c           |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-1.c          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-2.c          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv32-3.c          |   289 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-1.c          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-2.c          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tum_rv64-3.c          |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-1.c         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-2.c         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv32-3.c         |   289 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-1.c         |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-2.c         |   292 +
 .../riscv/rvv/base/vnmsub_vx_tumu_rv64-3.c         |   292 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vnot_v-1.c |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vnot_v-2.c |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vnot_v-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_m-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_m-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_m-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_mu-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_mu-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_mu-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tu-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tu-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tu-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tum-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tum-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tum-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tumu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tumu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vnot_v_tumu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vnsra_wv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsra_wx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vnsrl_wx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_m_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_mu_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv32-1.c      |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv32-2.c      |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv32-3.c      |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv64-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv64-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_rv64-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tu_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tum_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vor_vx_tumu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_m_rv64-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_mu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv32-1.c     |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv32-2.c     |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv32-3.c     |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv64-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv64-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_rv64-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tu_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vrem_vx_tum_rv64-3.c |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vrem_vx_tumu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vremu_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vremu_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vremu_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_m_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_mu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vrsub_vx_tu_rv64-3.c |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-1.c           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-2.c           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv32-3.c           |   289 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-1.c           |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-2.c           |   292 +
 .../riscv/rvv/base/vrsub_vx_tum_rv64-3.c           |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-1.c          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-2.c          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv32-3.c          |   289 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-1.c          |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-2.c          |   292 +
 .../riscv/rvv/base/vrsub_vx_tumu_rv64-3.c          |   292 +
 .../gcc.target/riscv/rvv/base/vsadd_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vsadd_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vsadd_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vsadd_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tum-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tum-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tum-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tumu-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tumu-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vv_tumu-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vsaddu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vsaddu_vx_rv64-3.c   |   160 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tu_rv64-3.c           |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-1.c          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-2.c          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv32-3.c          |   157 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-1.c          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-2.c          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tum_rv64-3.c          |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-1.c         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-2.c         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv32-3.c         |   157 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-1.c         |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-2.c         |   160 +
 .../riscv/rvv/base/vsaddu_vx_tumu_rv64-3.c         |   160 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vsbc-1.c   |    27 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vsbc-2.c   |    56 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vsbc-3.c   |    77 +
 gcc/testsuite/gcc.target/riscv/rvv/base/vsbc-4.c   |    78 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm-1.c         |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm-2.c         |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm-3.c         |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm_tu-1.c      |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm_tu-2.c      |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vvm_tu-3.c      |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv32-1.c    |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv32-2.c    |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv32-3.c    |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv64-1.c    |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv64-2.c    |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_rv64-3.c    |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vsbc_vxm_tu_rv64-3.c |   292 +
 .../gcc.target/riscv/rvv/base/vsext_vf2-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf2_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vsext_vf4-1.c        |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4-2.c        |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4-3.c        |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_m-1.c      |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_m-2.c      |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_m-3.c      |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_mu-1.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_mu-2.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_mu-3.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tu-1.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tu-2.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tu-3.c     |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tum-1.c    |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tum-2.c    |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tum-3.c    |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-1.c   |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-2.c   |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf4_tumu-3.c   |    69 +
 .../gcc.target/riscv/rvv/base/vsext_vf8-1.c        |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8-2.c        |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8-3.c        |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_m-1.c      |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_m-2.c      |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_m-3.c      |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_mu-1.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_mu-2.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_mu-3.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tu-1.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tu-2.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tu-3.c     |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tum-1.c    |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tum-2.c    |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tum-3.c    |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-1.c   |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-2.c   |    34 +
 .../gcc.target/riscv/rvv/base/vsext_vf8_tumu-3.c   |    34 +
 .../gcc.target/riscv/rvv/base/vsmul_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vsmul_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vsmul_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vsmul_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssra_vx_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssrl_vx_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv-1.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv-2.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_m-1.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_m-2.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_m-3.c       |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_mu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_mu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_mu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tu-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tu-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tu-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tum-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tum-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tum-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tumu-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tumu-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vv_tumu-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv32-1.c  |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv32-2.c  |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv32-3.c  |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv64-1.c  |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv64-2.c  |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_m_rv64-3.c  |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_mu_rv64-3.c |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv32-1.c    |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv32-2.c    |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv32-3.c    |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv64-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv64-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_rv64-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vssub_vx_tu_rv64-3.c |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-1.c           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-2.c           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv32-3.c           |   157 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-1.c           |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-2.c           |   160 +
 .../riscv/rvv/base/vssub_vx_tum_rv64-3.c           |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-1.c          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-2.c          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv32-3.c          |   157 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-1.c          |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-2.c          |   160 +
 .../riscv/rvv/base/vssub_vx_tumu_rv64-3.c          |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv-1.c        |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv-2.c        |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv-3.c        |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_m-1.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_m-2.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_m-3.c      |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_mu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_mu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_mu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tu-1.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tu-2.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tu-3.c     |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tum-1.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tum-2.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tum-3.c    |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tumu-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tumu-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vv_tumu-3.c   |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv32-1.c |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv32-2.c |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv32-3.c |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv64-1.c |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv64-2.c |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_m_rv64-3.c |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vssubu_vx_mu_rv64-3.c           |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv32-1.c   |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv32-2.c   |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv32-3.c   |   157 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv64-1.c   |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv64-2.c   |   160 +
 .../gcc.target/riscv/rvv/base/vssubu_vx_rv64-3.c   |   160 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-1.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-2.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv32-3.c           |   157 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-1.c           |   160 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-2.c           |   160 +
 .../riscv/rvv/base/vssubu_vx_tu_rv64-3.c           |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-1.c          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-2.c          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv32-3.c          |   157 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-1.c          |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-2.c          |   160 +
 .../riscv/rvv/base/vssubu_vx_tum_rv64-3.c          |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-1.c         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-2.c         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv32-3.c         |   157 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-1.c         |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-2.c         |   160 +
 .../riscv/rvv/base/vssubu_vx_tumu_rv64-3.c         |   160 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_m_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_mu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vsub_vx_tum_rv64-3.c |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vsub_vx_tumu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vwadd_vv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_vx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwadd_wx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_vx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwaddu_wx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x-1.c          |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x-2.c          |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x-3.c          |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_m-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_m-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_m-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_mu-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_mu-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_mu-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tu-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tu-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tu-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tum-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tum-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tum-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvt_x_tumu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwcvtu_x_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmacc_vx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_m-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_m-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_m-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_mu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tum-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-1.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-2.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vv_tumu-3.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_m-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_m-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_m-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_mu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tum-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-1.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-2.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccsu_vx_tumu-3.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vv_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccu_vx_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_m-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_m-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_m-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_mu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_mu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_mu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tum-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tum-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tum-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-1.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-2.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmaccus_vx_tumu-3.c |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmul_vx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vv_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_m-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_mu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tum-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-1.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-2.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulsu_vx_tumu-3.c  |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwmulu_vx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_vx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wv_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx-1.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx-2.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx-3.c         |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-1.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-2.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_m-3.c       |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_mu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tu-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tum-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsub_wx_tumu-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_vx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wv_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vwsubu_wx_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv32-1.c   |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv32-2.c   |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv32-3.c   |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv64-1.c   |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv64-2.c   |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_m_rv64-3.c   |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_mu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv32-1.c     |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv32-2.c     |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv32-3.c     |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv64-1.c     |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv64-2.c     |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_rv64-3.c     |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-1.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-2.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv32-3.c  |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-1.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-2.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tu_rv64-3.c  |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-1.c |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-2.c |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv32-3.c |   289 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-1.c |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-2.c |   292 +
 .../gcc.target/riscv/rvv/base/vxor_vx_tum_rv64-3.c |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-1.c           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-2.c           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv32-3.c           |   289 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-1.c           |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-2.c           |   292 +
 .../riscv/rvv/base/vxor_vx_tumu_rv64-3.c           |   292 +
 .../gcc.target/riscv/rvv/base/vzext_vf2-1.c        |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2-2.c        |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2-3.c        |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_m-1.c      |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_m-2.c      |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_m-3.c      |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_mu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_mu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_mu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tu-1.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tu-2.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tu-3.c     |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tum-1.c    |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tum-2.c    |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tum-3.c    |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-1.c   |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-2.c   |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf2_tumu-3.c   |   111 +
 .../gcc.target/riscv/rvv/base/vzext_vf4-1.c        |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4-2.c        |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4-3.c        |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_m-1.c      |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_m-2.c      |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_m-3.c      |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_mu-1.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_mu-2.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_mu-3.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tu-1.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tu-2.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tu-3.c     |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tum-1.c    |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tum-2.c    |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tum-3.c    |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-1.c   |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-2.c   |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf4_tumu-3.c   |    69 +
 .../gcc.target/riscv/rvv/base/vzext_vf8-1.c        |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8-2.c        |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8-3.c        |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_m-1.c      |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_m-2.c      |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_m-3.c      |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_mu-1.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_mu-2.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_mu-3.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tu-1.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tu-2.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tu-3.c     |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tum-1.c    |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tum-2.c    |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tum-3.c    |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-1.c   |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-2.c   |    34 +
 .../gcc.target/riscv/rvv/base/vzext_vf8_tumu-3.c   |    34 +
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-1.c |     4 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-2.c |     8 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-3.c |     2 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-4.c |     4 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-5.c |     8 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-6.c |     2 +-
 gcc/testsuite/gcc.target/riscv/shorten-memrefs-8.c |     4 +-
 .../goacc/privatization-1-compute-loop.f90         |     6 +-
 .../goacc/privatization-1-routine_gang-loop.f90    |     3 +-
 gcc/testsuite/gfortran.dg/gomp/loop-2.f90          |     5 +
 gcc/testsuite/gfortran.dg/gomp/loop-5.f90          |    84 +
 gcc/testsuite/gfortran.dg/gomp/openmp-simd-8.f90   |    25 +
 gcc/testsuite/gfortran.dg/gomp/taskloop-2.f90      |     2 +
 gcc/testsuite/gfortran.dg/noinline.f90             |    23 +
 gcc/testsuite/gfortran.dg/noreturn-1.f90           |    62 +
 gcc/testsuite/gfortran.dg/noreturn-2.f90           |    53 +
 gcc/testsuite/gfortran.dg/noreturn-3.f90           |    14 +
 gcc/testsuite/gfortran.dg/noreturn-4.f90           |    11 +
 gcc/testsuite/gfortran.dg/noreturn-5.f90           |     9 +
 gcc/testsuite/gfortran.dg/pr103259.f90             |    11 +
 gcc/testsuite/gfortran.dg/pr103475.f90             |    11 +
 gcc/testsuite/gfortran.dg/pr103779.f90             |    18 +
 gcc/testsuite/gfortran.dg/weak-1.f90               |     7 +
 gcc/testsuite/gnat.dg/shift2.adb                   |     8 +
 gcc/testsuite/obj-c++.dg/proto-lossage-4.mm        |    14 +-
 gcc/testsuite/objc/execute/execute.exp             |     1 +
 gcc/tree-cfg.cc                                    |     4 +-
 gcc/tree-into-ssa.cc                               |     4 +
 gcc/tree-ssa-alias.cc                              |    10 +-
 gcc/tree-ssa-dce.cc                                |    25 +-
 gcc/tree-ssa-sccvn.cc                              |   101 +-
 gcc/tree-vect-loop.cc                              |     4 +
 gcc/tree-vect-patterns.cc                          |    20 +-
 gcc/tree-vect-stmts.cc                             |    63 +-
 gcc/value-query.cc                                 |    10 +-
 gcc/value-query.h                                  |     4 +-
 libcpp/po/ChangeLog                                |     4 +
 libcpp/po/cpplib.pot                               |   541 +-
 libgcc/ChangeLog                                   |     5 +
 libgcc/config.host                                 |     3 +
 libgcc/config/riscv/value-unwind.h                 |    39 +
 libgm2/ChangeLog                                   |     4 +
 libgm2/libm2iso/RTco.cc                            |     3 +-
 libgomp/ChangeLog                                  |    10 +
 libgomp/target.c                                   |    18 +-
 .../libgomp.fortran/non-rectangular-loop-1.f90     |   668 +
 .../libgomp.fortran/non-rectangular-loop-1a.f90    |   374 +
 .../libgomp.fortran/non-rectangular-loop-2.f90     |   243 +
 .../libgomp.fortran/non-rectangular-loop-3.f90     |   212 +
 .../libgomp.fortran/non-rectangular-loop-4.f90     |   215 +
 .../libgomp.fortran/non-rectangular-loop-5.f90     |    28 +
 .../libgomp.fortran/reverse-offload-5.f90          |     6 +-
 .../libgomp.fortran/target-enter-data-3.f90        |    22 +
 libiberty/ChangeLog                                |     5 +
 libiberty/lrealpath.c                              |   199 +-
 libphobos/ChangeLog                                |     5 +
 libphobos/libdruntime/core/sys/freebsd/config.d    |     5 +-
 libstdc++-v3/ChangeLog                             |    49 +
 libstdc++-v3/doc/html/manual/associative.html      |     2 +-
 libstdc++-v3/doc/html/manual/facets.html           |     4 +-
 .../doc/html/manual/policy_data_structures.html    |     6 +-
 libstdc++-v3/doc/html/manual/status.html           |     2 +-
 libstdc++-v3/doc/xml/manual/containers.xml         |     2 +-
 libstdc++-v3/doc/xml/manual/ctype.xml              |     2 +-
 .../xml/manual/policy_data_structures_biblio.xml   |     4 +-
 libstdc++-v3/doc/xml/manual/status_cxx2017.xml     |     2 +-
 libstdc++-v3/include/std/atomic                    |    39 +
 .../29_atomics/atomic_flag/test/explicit.cc        |    26 +-
 .../29_atomics/atomic_flag/test/implicit.cc        |    26 +-
 .../29_atomics/atomic_flag/wait_notify/1.cc        |    26 +-
 5522 files changed, 991790 insertions(+), 13742 deletions(-)

^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2023-02-15 15:34 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-02-15 15:34 [gcc(refs/vendors/redhat/heads/gcc-13-branch)] Merge commit 'r13-6061-g053d4dda0a205aba6af85fd9662118dd8109df9f' into redhat/gcc-13-branch Jakub Jelinek

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).