public inbox for libstdc++-cvs@sourceware.org
help / color / mirror / Atom feed
From: Peter Bergner <bergner@gcc.gnu.org>
To: gcc-cvs@gcc.gnu.org, libstdc++-cvs@gcc.gnu.org
Subject: [gcc(refs/vendors/ibm/heads/gcc-12-branch)] ibm: Merge up to top of releases/gcc-12
Date: Tue,  1 Aug 2023 03:50:50 +0000 (GMT)	[thread overview]
Message-ID: <20230801035050.03E443858436@sourceware.org> (raw)

https://gcc.gnu.org/g:e57aa9c806d6494979100724481983b9d6f0cd25

commit e57aa9c806d6494979100724481983b9d6f0cd25
Merge: 2661a81173b 79ebcd30bda
Author: Peter Bergner <bergner@linux.ibm.com>
Date:   Mon Jul 31 21:44:46 2023 -0500

    ibm: Merge up to top of releases/gcc-12
    
    2023-07-31  Peter Bergner  <bergner@linux.ibm.com>
    
            Merge up to releases/gcc-12 79ebcd30bda2cd00bf442a28717ec50ae0a8cd1d

Diff:

 ChangeLog                                          |    4 +
 c++tools/ChangeLog                                 |    4 +
 config/ChangeLog                                   |    4 +
 contrib/ChangeLog                                  |    4 +
 contrib/header-tools/ChangeLog                     |    4 +
 contrib/reghunt/ChangeLog                          |    4 +
 contrib/regression/ChangeLog                       |    4 +
 fixincludes/ChangeLog                              |    4 +
 gcc/BASE-VER                                       |    2 +-
 gcc/ChangeLog                                      | 1335 ++++++
 gcc/ChangeLog.ibm                                  |    4 +
 gcc/DATESTAMP                                      |    2 +-
 gcc/ada/ChangeLog                                  |    4 +
 gcc/analyzer/ChangeLog                             |    4 +
 gcc/attr-fnspec.h                                  |    4 +-
 gcc/c-family/ChangeLog                             |   29 +
 gcc/c-family/c-attribs.cc                          |   28 +-
 gcc/c-family/c-common.cc                           |    7 +-
 gcc/c-family/c-cppbuiltin.cc                       |    1 +
 gcc/c-family/c-warn.cc                             |    2 +
 gcc/c/ChangeLog                                    |    4 +
 gcc/cgraph.h                                       |    7 +-
 gcc/common/config/i386/cpuinfo.h                   |    2 -
 gcc/config/aarch64/aarch64-builtins.cc             |   88 +-
 gcc/config/aarch64/aarch64-tuning-flags.def        |    3 +
 gcc/config/aarch64/aarch64.cc                      |   37 +-
 gcc/config/aarch64/aarch64.md                      |   24 +-
 gcc/config/aarch64/arm_acle.h                      |   33 -
 gcc/config/alpha/alpha.cc                          |    7 +-
 gcc/config/arm/arm-builtins.cc                     |    2 +-
 gcc/config/arm/arm.md                              |    2 +-
 gcc/config/arm/arm_mve.h                           | 2148 +++++----
 gcc/config/arm/constraints.md                      |   20 +-
 gcc/config/arm/mve.md                              |  285 +-
 gcc/config/arm/predicates.md                       |   14 +-
 gcc/config/arm/vfp.md                              |   19 +-
 gcc/config/avr/avr-dimode.md                       |   22 +-
 gcc/config/avr/avr-passes.def                      |   20 +
 gcc/config/avr/avr-protos.h                        |    6 +-
 gcc/config/avr/avr.cc                              | 1075 +++--
 gcc/config/avr/avr.md                              | 1226 ++---
 gcc/config/avr/constraints.md                      |    5 +
 gcc/config/avr/predicates.md                       |    5 +
 gcc/config/i386/cygwin.h                           |    2 +-
 gcc/config/i386/darwin.h                           |    4 +-
 gcc/config/i386/gnu-user-common.h                  |    2 +-
 gcc/config/i386/i386-features.cc                   |    3 +-
 gcc/config/i386/i386-options.cc                    |   10 +-
 gcc/config/i386/i386.cc                            |   20 +-
 gcc/config/i386/i386.opt                           |    4 +
 gcc/config/i386/mingw32.h                          |    2 +-
 gcc/config/i386/sse.md                             |  101 +-
 gcc/config/i386/x86-tune.def                       |    4 +-
 gcc/config/loongarch/loongarch.md                  |    8 +-
 gcc/config/pa/pa-protos.h                          |    2 +-
 gcc/config/pa/pa.cc                                |   27 +-
 gcc/config/riscv/riscv.cc                          |    5 +-
 gcc/config/rs6000/altivec.md                       |   22 +-
 gcc/config/rs6000/fusion.md                        |   27 +-
 gcc/config/rs6000/genfusion.pl                     |  212 +-
 gcc/config/rs6000/predicates.md                    |   51 +-
 gcc/config/rs6000/rs6000-builtin.cc                |    6 +-
 gcc/config/rs6000/rs6000-builtins.def              |   58 +-
 gcc/config/rs6000/rs6000.cc                        |   69 +-
 gcc/config/rs6000/rs6000.md                        |   10 +-
 gcc/config/rs6000/vector.md                        |   11 +-
 gcc/config/rs6000/vsx.md                           |  113 +-
 gcc/config/sh/sh.md                                |   39 +
 gcc/cp/ChangeLog                                   |  270 ++
 gcc/cp/Make-lang.in                                |   21 +-
 gcc/cp/constexpr.cc                                |   40 +-
 gcc/cp/coroutines.cc                               |   21 +-
 gcc/cp/cp-gimplify.cc                              |   28 +-
 gcc/cp/cp-tree.h                                   |    6 +-
 gcc/cp/decl.cc                                     |   24 +-
 gcc/cp/decl2.cc                                    |   33 +-
 gcc/cp/friend.cc                                   |   21 +-
 gcc/cp/init.cc                                     |   50 +-
 gcc/cp/lambda.cc                                   |    3 +
 gcc/cp/mangle.cc                                   |   27 +-
 gcc/cp/parser.cc                                   |   13 +-
 gcc/cp/pt.cc                                       |   89 +-
 gcc/cp/semantics.cc                                |    4 +-
 gcc/cp/typeck.cc                                   |   15 +-
 gcc/cprop.cc                                       |   13 +-
 gcc/d/ChangeLog                                    |   61 +
 gcc/d/d-convert.cc                                 |   31 +-
 gcc/d/decl.cc                                      |   50 +-
 gcc/d/dmd/MERGE                                    |    2 +-
 gcc/d/dmd/VERSION                                  |    2 +-
 gcc/d/dmd/escape.d                                 |   24 +-
 gcc/d/expr.cc                                      |    4 +
 gcc/d/imports.cc                                   |    9 +
 gcc/d/intrinsics.cc                                |    2 +
 gcc/doc/install.texi                               |    3 +
 gcc/doc/invoke.texi                                |   15 +-
 gcc/dwarf2out.cc                                   |    1 +
 gcc/fortran/ChangeLog                              |   94 +
 gcc/fortran/arith.cc                               |   29 +-
 gcc/fortran/expr.cc                                |    2 +-
 gcc/fortran/interface.cc                           |   18 +-
 gcc/fortran/primary.cc                             |    3 +-
 gcc/fortran/resolve.cc                             |   10 +-
 gcc/fortran/simplify.cc                            |   12 +-
 gcc/fortran/symbol.cc                              |    7 +
 gcc/fortran/trans-expr.cc                          |    7 +-
 gcc/fwprop.cc                                      |   16 +-
 gcc/genmatch.cc                                    |    6 +-
 gcc/gimple-fold.cc                                 |   57 +-
 gcc/gimplify.cc                                    |    7 +-
 gcc/go/ChangeLog                                   |   12 +
 gcc/go/go-backend.cc                               |    6 +-
 gcc/go/go-lang.cc                                  |    8 +-
 gcc/go/gofrontend/expressions.cc                   |    3 +-
 gcc/go/gofrontend/gogo.cc                          |   31 +-
 gcc/ipa-cp.cc                                      |   18 +-
 gcc/ipa-devirt.cc                                  |   37 +-
 gcc/ipa-prop.cc                                    |   27 +-
 gcc/ipa-prop.h                                     |   32 +
 gcc/ipa-pure-const.cc                              |    5 +-
 gcc/jit/ChangeLog                                  |    4 +
 gcc/lto-wrapper.cc                                 |   10 +
 gcc/lto/ChangeLog                                  |    4 +
 gcc/match.pd                                       |   26 +-
 gcc/objc/ChangeLog                                 |    4 +
 gcc/objcp/ChangeLog                                |    4 +
 gcc/po/ChangeLog                                   |    4 +
 gcc/predict.cc                                     |    4 +-
 gcc/rtlanal.cc                                     |   15 +
 gcc/rtlanal.h                                      |    2 +
 gcc/sanopt.cc                                      |    6 +-
 gcc/symtab.cc                                      |    8 +-
 gcc/testsuite/ChangeLog                            | 4934 ++++++++++++++++++++
 .../c-c++-common/Wimplicit-fallthrough-39.c        |    4 +-
 gcc/testsuite/c-c++-common/cold-2.c                |   19 +
 gcc/testsuite/c-c++-common/rotate-11.c             |    2 +-
 gcc/testsuite/g++.dg/abi/anon6.C                   |   19 +
 .../g++.dg/coroutines/co-await-initlist1.C         |   21 +
 .../g++.dg/coroutines/co-await-moveonly1.C         |   63 +
 gcc/testsuite/g++.dg/coroutines/pr107768.C         |   26 +
 gcc/testsuite/g++.dg/cpp0x/constexpr-__func__3.C   |   15 +
 gcc/testsuite/g++.dg/cpp0x/constexpr-pmf3.C        |   13 +
 gcc/testsuite/g++.dg/cpp0x/enum43.C                |   11 +
 gcc/testsuite/g++.dg/cpp0x/fntmpdefarg-partial1.C  |    8 +
 gcc/testsuite/g++.dg/cpp0x/lambda/lambda-const11.C |   14 +
 gcc/testsuite/g++.dg/cpp0x/new6.C                  |   13 +
 gcc/testsuite/g++.dg/cpp0x/noexcept79.C            |   18 +
 gcc/testsuite/g++.dg/cpp1y/lambda-generic-func2.C  |   18 +
 .../g++.dg/cpp1y/lambda-generic-local-class2.C     |   13 +
 gcc/testsuite/g++.dg/cpp1y/var-templ78.C           |   12 +
 gcc/testsuite/g++.dg/cpp23/feat-cxx2b.C            |    6 +
 gcc/testsuite/g++.dg/cpp23/subscript14.C           |   35 +
 gcc/testsuite/g++.dg/cpp2a/concepts-new1.C         |   13 +
 .../g++.dg/cpp2a/concepts-placeholder12.C          |   29 +
 gcc/testsuite/g++.dg/cpp2a/constexpr-dtor15.C      |   19 +
 gcc/testsuite/g++.dg/debug/dwarf2/lineno-array1.C  |   25 +
 gcc/testsuite/g++.dg/ext/attr-tsafe1.C             |   14 +
 gcc/testsuite/g++.dg/gomp/pr106124.C               |   19 +
 gcc/testsuite/g++.dg/init/pr109868.C               |   13 +
 gcc/testsuite/g++.dg/lookup/friend24.C             |    9 +
 gcc/testsuite/g++.dg/lookup/name-clash11.C         |    2 +-
 gcc/testsuite/g++.dg/lookup/this2.C                |   22 +
 gcc/testsuite/g++.dg/opt/pr109434.C                |   28 +
 gcc/testsuite/g++.dg/template/friend78.C           |   18 +
 gcc/testsuite/g++.dg/tls/thread_local13-aux.cc     |   35 +
 gcc/testsuite/g++.dg/tls/thread_local13.C          |   21 +
 gcc/testsuite/g++.dg/tls/thread_local14-aux.cc     |   26 +
 gcc/testsuite/g++.dg/tls/thread_local14.C          |   19 +
 gcc/testsuite/g++.dg/torture/pr106922.C            |    9 +
 gcc/testsuite/g++.dg/torture/pr109724.C            |   32 +
 gcc/testsuite/g++.dg/tree-ssa/pr101839.C           |   53 +
 gcc/testsuite/g++.dg/vect/pr109573.cc              |   91 +
 gcc/testsuite/g++.dg/warn/Wreturn-6.C              |   16 +
 gcc/testsuite/g++.dg/warn/Wsequence-point-5.C      |   37 +
 gcc/testsuite/g++.target/aarch64/acle/acle.exp     |   35 +
 gcc/testsuite/g++.target/aarch64/acle/ls64.C       |   10 +
 gcc/testsuite/g++.target/aarch64/acle/ls64_lto.C   |   10 +
 gcc/testsuite/g++.target/aarch64/pr103147-10.C     |    2 +-
 gcc/testsuite/g++.target/i386/pr105980.C           |    8 +
 gcc/testsuite/g++.target/powerpc/pr105325.C        |   28 +
 gcc/testsuite/gcc.c-torture/compile/asmgoto-6.c    |   26 +
 gcc/testsuite/gcc.c-torture/execute/20230630-1.c   |   23 +
 gcc/testsuite/gcc.c-torture/execute/20230630-2.c   |   29 +
 gcc/testsuite/gcc.c-torture/execute/20230630-3.c   |   27 +
 gcc/testsuite/gcc.c-torture/execute/20230630-4.c   |   33 +
 gcc/testsuite/gcc.c-torture/execute/pr109778.c     |   26 +
 gcc/testsuite/gcc.dg/asan/pr106190.c               |   15 +
 gcc/testsuite/gcc.dg/ipa/pr109318.c                |   20 +
 gcc/testsuite/gcc.dg/lto/pr107769_0.c              |   48 +
 gcc/testsuite/gcc.dg/lto/pr109778_0.c              |   22 +
 gcc/testsuite/gcc.dg/lto/pr109778_1.c              |    7 +
 gcc/testsuite/gcc.dg/pr105660-1.c                  |   13 +
 gcc/testsuite/gcc.dg/pr105660-2.c                  |   12 +
 gcc/testsuite/gcc.dg/pr105676.c                    |   14 +
 gcc/testsuite/gcc.dg/pr106421.c                    |   13 +
 gcc/testsuite/gcc.dg/pr109392.c                    |   15 +
 gcc/testsuite/gcc.dg/pr109410.c                    |   19 +
 gcc/testsuite/gcc.dg/tls/pr78796.c                 |    2 +-
 gcc/testsuite/gcc.dg/torture/pr108791.c            |    9 +
 gcc/testsuite/gcc.dg/torture/pr108910.c            |    8 +
 gcc/testsuite/gcc.dg/torture/pr109219.c            |   21 +
 gcc/testsuite/gcc.dg/torture/pr109469.c            |   15 +
 gcc/testsuite/gcc.dg/torture/pr109585.c            |   33 +
 gcc/testsuite/gcc.dg/torture/pr109609.c            |   26 +
 gcc/testsuite/gcc.dg/torture/pr110298.c            |   20 +
 gcc/testsuite/gcc.dg/vect/pr108950.c               |    2 +-
 gcc/testsuite/gcc.dg/vect/pr109473.c               |   16 +
 gcc/testsuite/gcc.dg/vect/pr109502.c               |   21 +
 gcc/testsuite/gcc.dg/vect/pr97428.c                |    1 +
 .../gcc.target/aarch64/aapcs64/aapcs64.exp         |    2 +-
 gcc/testsuite/gcc.target/aarch64/acle/ls64_lto.c   |   10 +
 gcc/testsuite/gcc.target/aarch64/acle/pr110100.c   |    7 +
 gcc/testsuite/gcc.target/aarch64/acle/pr110132.c   |   15 +
 .../gcc.target/aarch64/ampere1-no_ldp_combine.c    |   11 +
 gcc/testsuite/gcc.target/aarch64/auto-init-7.c     |    2 +-
 gcc/testsuite/gcc.target/aarch64/fuse_adrp_add_1.c |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr103147-10.c     |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr104005.c        |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr108589.c        |   15 +
 gcc/testsuite/gcc.target/aarch64/pr63304_1.c       |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr70120-2.c       |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr78733.c         |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr79041-2.c       |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr94530.c         |    2 +-
 gcc/testsuite/gcc.target/aarch64/pr94577.c         |    2 +-
 .../gcc.target/aarch64/reload-valid-spoff.c        |    2 +-
 gcc/testsuite/gcc.target/aarch64/shrink_wrap_1.c   |    2 +-
 .../gcc.target/aarch64/stack-check-cfa-1.c         |    2 +-
 .../gcc.target/aarch64/stack-check-cfa-2.c         |    2 +-
 .../gcc.target/aarch64/sve/pcs/aarch64-sve-pcs.exp |    7 +-
 gcc/testsuite/gcc.target/aarch64/sve/pr109176.c    |   12 +
 gcc/testsuite/gcc.target/aarch64/sve/pr109505.c    |   12 +
 gcc/testsuite/gcc.target/aarch64/test_frame_17.c   |    2 +-
 gcc/testsuite/gcc.target/alpha/pr106966.c          |   13 +
 .../gcc.target/arm/acle/cde-mve-full-assembly.c    |  264 +-
 .../arm/mve/general/preserve_user_namespace_1.c    |    6 +
 gcc/testsuite/gcc.target/arm/mve/intrinsics/asrl.c |   21 +-
 gcc/testsuite/gcc.target/arm/mve/intrinsics/lsll.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/mve_fp_vaddq_n.c |   47 -
 .../intrinsics/mve_intrinsic_type_overloads-fp.c   |   61 +
 .../intrinsics/mve_intrinsic_type_overloads-int.c  |  100 +
 .../gcc.target/arm/mve/intrinsics/mve_vaddq_m.c    |   48 -
 .../gcc.target/arm/mve/intrinsics/mve_vaddq_n.c    |   31 -
 .../arm/mve/intrinsics/mve_vddupq_m_n_u16.c        |   13 -
 .../arm/mve/intrinsics/mve_vddupq_m_n_u32.c        |   13 -
 .../arm/mve/intrinsics/mve_vddupq_m_n_u8.c         |   13 -
 .../arm/mve/intrinsics/mve_vddupq_n_u16.c          |   13 -
 .../arm/mve/intrinsics/mve_vddupq_n_u32.c          |   13 -
 .../arm/mve/intrinsics/mve_vddupq_n_u8.c           |   13 -
 .../arm/mve/intrinsics/mve_vddupq_x_n_u16.c        |   12 -
 .../arm/mve/intrinsics/mve_vddupq_x_n_u32.c        |   12 -
 .../arm/mve/intrinsics/mve_vddupq_x_n_u8.c         |   12 -
 .../arm/mve/intrinsics/mve_vdwdupq_x_n_u16.c       |   13 -
 .../arm/mve/intrinsics/mve_vdwdupq_x_n_u32.c       |   13 -
 .../arm/mve/intrinsics/mve_vdwdupq_x_n_u8.c        |   13 -
 .../arm/mve/intrinsics/mve_vidupq_m_n_u16.c        |   13 -
 .../arm/mve/intrinsics/mve_vidupq_m_n_u32.c        |   12 -
 .../arm/mve/intrinsics/mve_vidupq_m_n_u8.c         |   13 -
 .../arm/mve/intrinsics/mve_vidupq_n_u16.c          |   13 -
 .../arm/mve/intrinsics/mve_vidupq_n_u32.c          |   12 -
 .../arm/mve/intrinsics/mve_vidupq_n_u8.c           |   13 -
 .../arm/mve/intrinsics/mve_vidupq_x_n_u16.c        |   12 -
 .../arm/mve/intrinsics/mve_vidupq_x_n_u32.c        |   12 -
 .../arm/mve/intrinsics/mve_vidupq_x_n_u8.c         |   12 -
 .../arm/mve/intrinsics/mve_viwdupq_x_n_u16.c       |   13 -
 .../arm/mve/intrinsics/mve_viwdupq_x_n_u32.c       |   13 -
 .../arm/mve/intrinsics/mve_viwdupq_x_n_u8.c        |   13 -
 .../mve/intrinsics/mve_vldrdq_gather_offset_s64.c  |   12 -
 .../mve/intrinsics/mve_vldrdq_gather_offset_u64.c  |   12 -
 .../intrinsics/mve_vldrdq_gather_offset_z_s64.c    |   12 -
 .../intrinsics/mve_vldrdq_gather_offset_z_u64.c    |   12 -
 .../mve_vldrdq_gather_shifted_offset_s64.c         |   12 -
 .../mve_vldrdq_gather_shifted_offset_u64.c         |   12 -
 .../mve_vldrdq_gather_shifted_offset_z_s64.c       |   12 -
 .../mve_vldrdq_gather_shifted_offset_z_u64.c       |   12 -
 .../mve/intrinsics/mve_vldrhq_gather_offset_f16.c  |   12 -
 .../mve/intrinsics/mve_vldrhq_gather_offset_s16.c  |   12 -
 .../mve/intrinsics/mve_vldrhq_gather_offset_s32.c  |   12 -
 .../mve/intrinsics/mve_vldrhq_gather_offset_u16.c  |   12 -
 .../mve/intrinsics/mve_vldrhq_gather_offset_u32.c  |   13 -
 .../intrinsics/mve_vldrhq_gather_offset_z_f16.c    |   12 -
 .../intrinsics/mve_vldrhq_gather_offset_z_s16.c    |   12 -
 .../intrinsics/mve_vldrhq_gather_offset_z_s32.c    |   12 -
 .../intrinsics/mve_vldrhq_gather_offset_z_u16.c    |   13 -
 .../intrinsics/mve_vldrhq_gather_offset_z_u32.c    |   13 -
 .../mve_vldrhq_gather_shifted_offset_f16.c         |   12 -
 .../mve_vldrhq_gather_shifted_offset_s16.c         |   13 -
 .../mve_vldrhq_gather_shifted_offset_s32.c         |   13 -
 .../mve_vldrhq_gather_shifted_offset_u16.c         |   13 -
 .../mve_vldrhq_gather_shifted_offset_u32.c         |   13 -
 .../mve_vldrhq_gather_shifted_offset_z_f16.c       |   13 -
 .../mve_vldrhq_gather_shifted_offset_z_s16.c       |   13 -
 .../mve_vldrhq_gather_shifted_offset_z_s32.c       |   12 -
 .../mve_vldrhq_gather_shifted_offset_z_u16.c       |   12 -
 .../mve_vldrhq_gather_shifted_offset_z_u32.c       |   12 -
 .../mve/intrinsics/mve_vldrwq_gather_offset_f32.c  |   12 -
 .../mve/intrinsics/mve_vldrwq_gather_offset_s32.c  |   13 -
 .../mve/intrinsics/mve_vldrwq_gather_offset_u32.c  |   13 -
 .../intrinsics/mve_vldrwq_gather_offset_z_f32.c    |   12 -
 .../intrinsics/mve_vldrwq_gather_offset_z_s32.c    |   13 -
 .../intrinsics/mve_vldrwq_gather_offset_z_u32.c    |   13 -
 .../mve_vldrwq_gather_shifted_offset_f32.c         |   12 -
 .../mve_vldrwq_gather_shifted_offset_s32.c         |   13 -
 .../mve_vldrwq_gather_shifted_offset_u32.c         |   13 -
 .../mve_vldrwq_gather_shifted_offset_z_f32.c       |   12 -
 .../mve_vldrwq_gather_shifted_offset_z_s32.c       |   13 -
 .../mve_vldrwq_gather_shifted_offset_z_u32.c       |   13 -
 .../intrinsics/mve_vstore_scatter_shifted_offset.c |  141 -
 .../mve_vstore_scatter_shifted_offset_p.c          |  142 -
 .../gcc.target/arm/mve/intrinsics/sqrshr.c         |   21 +-
 .../gcc.target/arm/mve/intrinsics/sqrshrl_sat48.c  |   21 +-
 .../gcc.target/arm/mve/intrinsics/sqshl.c          |   21 +-
 .../gcc.target/arm/mve/intrinsics/sqshll.c         |   21 +-
 .../gcc.target/arm/mve/intrinsics/srshr.c          |   21 +-
 .../gcc.target/arm/mve/intrinsics/srshrl.c         |   21 +-
 .../gcc.target/arm/mve/intrinsics/uqrshl.c         |   33 +-
 .../gcc.target/arm/mve/intrinsics/uqrshll_sat48.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/uqshl.c          |   21 +-
 .../gcc.target/arm/mve/intrinsics/uqshll.c         |   21 +-
 .../gcc.target/arm/mve/intrinsics/urshr.c          |   35 +-
 .../gcc.target/arm/mve/intrinsics/urshrl.c         |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s16.c   |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s32.c   |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_s8.c    |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u16.c   |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u32.c   |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_p_u8.c    |   48 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_s16.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_s32.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_s8.c      |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_u16.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_u32.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabavq_u8.c      |   36 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabdq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_f16.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_f32.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_m_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_m_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_s16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_s32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vabsq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vadciq_m_s32.c   |   46 +-
 .../gcc.target/arm/mve/intrinsics/vadciq_m_u32.c   |   46 +-
 .../gcc.target/arm/mve/intrinsics/vadciq_s32.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vadciq_u32.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vadcq_m_s32.c    |   66 +-
 .../gcc.target/arm/mve/intrinsics/vadcq_m_u32.c    |   66 +-
 .../gcc.target/arm/mve/intrinsics/vadcq_s32.c      |   56 +-
 .../gcc.target/arm/mve/intrinsics/vadcq_u32.c      |   56 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_p_u32.c |   48 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvaq_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvq_p_s32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvq_p_u32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvq_s32.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vaddlvq_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_f32.c    |   34 +-
 .../arm/mve/intrinsics/vaddq_m_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f16.c  |   50 +-
 .../arm/mve/intrinsics/vaddq_m_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_f32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u16.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_n_u8.c   |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_f16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_f32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_n_u8.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_f32.c    |   34 +-
 .../arm/mve/intrinsics/vaddq_x_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f16.c  |   50 +-
 .../arm/mve/intrinsics/vaddq_x_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_f32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u16.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_n_u8.c   |   50 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddq_x_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s16.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_s8.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u16.c  |   48 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u32.c  |   48 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_p_u8.c   |   48 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddvaq_u8.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s16.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s32.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_s8.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u16.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u32.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_p_u8.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_s16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_s32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_s8.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_u16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_u32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vaddvq_u8.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vandq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vandq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vandq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_f16.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_f32.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_n_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_n_s16.c    |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_n_s32.c    |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_n_u16.c    |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_n_u32.c    |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_s16.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_s32.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_s8.c       |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_u16.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_u32.c      |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_u8.c       |   23 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbicq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_f32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_m_n_u8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_f32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_n_u8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_f32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vbrsrq_x_n_u8.c  |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_f16.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_f32.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_f16.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_f32.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_s16.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_s32.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_s8.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_u16.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_u32.c       |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_m_u8.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot270_s16.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_s32.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_s8.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_u16.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_u32.c         |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_u8.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_f16.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_f32.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_s16.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_s32.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_s8.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_u16.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_u32.c       |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot270_x_u8.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_f16.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_f32.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_f16.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_f32.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_s16.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_s32.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_s8.c         |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_u16.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_u32.c        |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_m_u8.c         |   34 +-
 .../arm/mve/intrinsics/vcaddq_rot90_s16.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_s32.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_s8.c           |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_u16.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_u32.c          |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_u8.c           |   24 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_f16.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_f32.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_s16.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_s32.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_s8.c         |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_u16.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_u32.c        |   33 +-
 .../arm/mve/intrinsics/vcaddq_rot90_x_u8.c         |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_s16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_s32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclsq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_m_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_s16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_s32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_u16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_u32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_u8.c       |   28 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vclzq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcmlaq_f16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vcmlaq_f32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vcmlaq_m_f32.c   |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot180_f16.c         |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot180_f32.c         |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c       |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c       |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot270_f16.c         |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot270_f32.c         |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c       |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c       |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot90_f16.c          |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot90_f32.c          |   24 +-
 .../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c        |   34 +-
 .../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c        |   34 +-
 .../arm/mve/intrinsics/vcmpcsq_m_n_u16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpcsq_m_n_u32.c           |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_n_u8.c |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_m_u8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u16.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_n_u8.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpcsq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpeqq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_s8.c |   37 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_u16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpeqq_m_n_u32.c           |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_n_u8.c |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_s8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_m_u8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpeqq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpeqq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u16.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_n_u8.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpeqq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpgeq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpgeq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpgeq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpgeq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpgeq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_n_s8.c |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_m_s8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpgeq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpgeq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgeq_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpgtq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpgtq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpgtq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpgtq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpgtq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_n_s8.c |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_m_s8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpgtq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpgtq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpgtq_s8.c     |   28 +-
 .../arm/mve/intrinsics/vcmphiq_m_n_u16.c           |   55 +-
 .../arm/mve/intrinsics/vcmphiq_m_n_u32.c           |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_n_u8.c |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_m_u8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u16.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_n_u8.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmphiq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpleq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpleq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpleq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpleq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpleq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpleq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_n_s8.c |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_m_s8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpleq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpleq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpleq_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpltq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpltq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpltq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpltq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpltq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpltq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_n_s8.c |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_m_s8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpltq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpltq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpltq_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_f16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_f32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_f32.c  |   37 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpneq_m_n_f16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vcmpneq_m_n_f32.c           |   55 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_s8.c |   37 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_u16.c           |   55 +-
 .../arm/mve/intrinsics/vcmpneq_m_n_u32.c           |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_n_u8.c |   55 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_s8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_m_u8.c   |   37 +-
 .../arm/mve/intrinsics/vcmpneq_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f16.c  |   42 +-
 .../arm/mve/intrinsics/vcmpneq_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_f32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_s8.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u16.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_n_u8.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmpneq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_f16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_f32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_m_f16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_m_f32.c   |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot180_f16.c         |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot180_f32.c         |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot180_m_f16.c       |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot180_m_f32.c       |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot180_x_f16.c       |   33 +-
 .../arm/mve/intrinsics/vcmulq_rot180_x_f32.c       |   33 +-
 .../arm/mve/intrinsics/vcmulq_rot270_f16.c         |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot270_f32.c         |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot270_m_f16.c       |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot270_m_f32.c       |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot270_x_f16.c       |   33 +-
 .../arm/mve/intrinsics/vcmulq_rot270_x_f32.c       |   33 +-
 .../arm/mve/intrinsics/vcmulq_rot90_f16.c          |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot90_f32.c          |   24 +-
 .../arm/mve/intrinsics/vcmulq_rot90_m_f16.c        |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot90_m_f32.c        |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot90_x_f16.c        |   34 +-
 .../arm/mve/intrinsics/vcmulq_rot90_x_f32.c        |   34 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcmulq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_f16.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_f32.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_s16.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_s32.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_s64.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_s8.c    |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_u16.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_u32.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_u64.c   |   31 +-
 .../gcc.target/arm/mve/intrinsics/vcreateq_u8.c    |   31 +-
 .../gcc.target/arm/mve/intrinsics/vctp16q.c        |   33 +-
 .../gcc.target/arm/mve/intrinsics/vctp16q_m.c      |   42 +-
 .../gcc.target/arm/mve/intrinsics/vctp32q.c        |   33 +-
 .../gcc.target/arm/mve/intrinsics/vctp32q_m.c      |   42 +-
 .../gcc.target/arm/mve/intrinsics/vctp64q.c        |   33 +-
 .../gcc.target/arm/mve/intrinsics/vctp64q_m.c      |   42 +-
 .../gcc.target/arm/mve/intrinsics/vctp8q.c         |   33 +-
 .../gcc.target/arm/mve/intrinsics/vctp8q_m.c       |   42 +-
 .../arm/mve/intrinsics/vcvtaq_m_s16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtaq_m_s32_f32.c          |   33 +-
 .../arm/mve/intrinsics/vcvtaq_m_u16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtaq_m_u32_f32.c          |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcvtaq_s16_f16.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtaq_s32_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtaq_u16_f16.c |   19 +-
 .../gcc.target/arm/mve/intrinsics/vcvtaq_u32_f32.c |   19 +-
 .../arm/mve/intrinsics/vcvtaq_x_s16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtaq_x_s32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtaq_x_u16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtaq_x_u32_f32.c          |   22 +-
 .../gcc.target/arm/mve/intrinsics/vcvtbq_f16_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtbq_f32_f16.c |   17 +-
 .../arm/mve/intrinsics/vcvtbq_m_f16_f32.c          |   26 +-
 .../arm/mve/intrinsics/vcvtbq_m_f32_f16.c          |   26 +-
 .../arm/mve/intrinsics/vcvtbq_x_f32_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtmq_m_s16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtmq_m_s32_f32.c          |   33 +-
 .../arm/mve/intrinsics/vcvtmq_m_u16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtmq_m_u32_f32.c          |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcvtmq_s16_f16.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtmq_s32_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtmq_u16_f16.c |   19 +-
 .../gcc.target/arm/mve/intrinsics/vcvtmq_u32_f32.c |   19 +-
 .../arm/mve/intrinsics/vcvtmq_x_s16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtmq_x_s32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtmq_x_u16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtmq_x_u32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtnq_m_s16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtnq_m_s32_f32.c          |   33 +-
 .../arm/mve/intrinsics/vcvtnq_m_u16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtnq_m_u32_f32.c          |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcvtnq_s16_f16.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtnq_s32_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtnq_u16_f16.c |   19 +-
 .../gcc.target/arm/mve/intrinsics/vcvtnq_u32_f32.c |   17 +-
 .../arm/mve/intrinsics/vcvtnq_x_s16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtnq_x_s32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtnq_x_u16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtnq_x_u32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtpq_m_s16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtpq_m_s32_f32.c          |   33 +-
 .../arm/mve/intrinsics/vcvtpq_m_u16_f16.c          |   33 +-
 .../arm/mve/intrinsics/vcvtpq_m_u32_f32.c          |   33 +-
 .../gcc.target/arm/mve/intrinsics/vcvtpq_s16_f16.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtpq_s32_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtpq_u16_f16.c |   19 +-
 .../gcc.target/arm/mve/intrinsics/vcvtpq_u32_f32.c |   19 +-
 .../arm/mve/intrinsics/vcvtpq_x_s16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtpq_x_s32_f32.c          |   22 +-
 .../arm/mve/intrinsics/vcvtpq_x_u16_f16.c          |   22 +-
 .../arm/mve/intrinsics/vcvtpq_x_u32_f32.c          |   22 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_f16_s16.c  |   30 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_f16_u16.c  |   30 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_f32_s32.c  |   30 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_f32_u32.c  |   30 +-
 .../arm/mve/intrinsics/vcvtq_m_f16_s16.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_f16_u16.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_f32_s32.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_f32_u32.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_n_f16_s16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_f16_u16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_f32_s32.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_f32_u32.c         |   38 +-
 .../arm/mve/intrinsics/vcvtq_m_n_s16_f16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_s32_f32.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_u16_f16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_n_u32_f32.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_m_s16_f16.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_s32_f32.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_u16_f16.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_m_u32_f32.c           |   33 +-
 .../arm/mve/intrinsics/vcvtq_n_f16_s16.c           |   24 +-
 .../arm/mve/intrinsics/vcvtq_n_f16_u16.c           |   24 +-
 .../arm/mve/intrinsics/vcvtq_n_f32_s32.c           |   24 +-
 .../arm/mve/intrinsics/vcvtq_n_f32_u32.c           |   24 +-
 .../arm/mve/intrinsics/vcvtq_n_s16_f16.c           |   17 +-
 .../arm/mve/intrinsics/vcvtq_n_s32_f32.c           |   17 +-
 .../arm/mve/intrinsics/vcvtq_n_u16_f16.c           |   17 +-
 .../arm/mve/intrinsics/vcvtq_n_u32_f32.c           |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_s16_f16.c  |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_s32_f32.c  |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_u16_f16.c  |   19 +-
 .../gcc.target/arm/mve/intrinsics/vcvtq_u32_f32.c  |   19 +-
 .../arm/mve/intrinsics/vcvtq_x_f16_s16.c           |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_f16_u16.c           |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_f32_s32.c           |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_f32_u32.c           |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_n_f16_s16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_n_f16_u16.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_n_f32_s32.c         |   34 +-
 .../arm/mve/intrinsics/vcvtq_x_n_f32_u32.c         |   38 +-
 .../arm/mve/intrinsics/vcvtq_x_n_s16_f16.c         |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_n_s32_f32.c         |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_n_u16_f16.c         |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_n_u32_f32.c         |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_s16_f16.c           |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_s32_f32.c           |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_u16_f16.c           |   22 +-
 .../arm/mve/intrinsics/vcvtq_x_u32_f32.c           |   22 +-
 .../gcc.target/arm/mve/intrinsics/vcvttq_f16_f32.c |   17 +-
 .../gcc.target/arm/mve/intrinsics/vcvttq_f32_f16.c |   17 +-
 .../arm/mve/intrinsics/vcvttq_m_f16_f32.c          |   26 +-
 .../arm/mve/intrinsics/vcvttq_m_f32_f16.c          |   26 +-
 .../arm/mve/intrinsics/vcvttq_x_f32_f16.c          |   22 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u32.c |   54 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_m_n_u8.c  |   54 +-
 .../arm/mve/intrinsics/vddupq_m_wb_u16.c           |   50 +-
 .../arm/mve/intrinsics/vddupq_m_wb_u32.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_m_wb_u8.c |   54 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u32.c  |   36 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_wb_u8.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u32.c |   54 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_x_n_u8.c  |   54 +-
 .../arm/mve/intrinsics/vddupq_x_wb_u16.c           |   58 +-
 .../arm/mve/intrinsics/vddupq_x_wb_u32.c           |   58 +-
 .../gcc.target/arm/mve/intrinsics/vddupq_x_wb_u8.c |   58 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f16.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_f32.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u16.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u32.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_m_n_u8.c   |   49 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_f16.c    |   29 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_f32.c    |   29 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s16.c    |   21 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s32.c    |   21 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_s8.c     |   17 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u16.c    |   31 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u32.c    |   31 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_n_u8.c     |   31 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_f32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s16.c  |   22 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s32.c  |   22 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_s8.c   |   22 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vdupq_x_n_u8.c   |   38 +-
 .../arm/mve/intrinsics/vdwdupq_m_n_u16.c           |   52 +-
 .../arm/mve/intrinsics/vdwdupq_m_n_u32.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_m_n_u8.c |   54 +-
 .../arm/mve/intrinsics/vdwdupq_m_wb_u16.c          |   58 +-
 .../arm/mve/intrinsics/vdwdupq_m_wb_u32.c          |   56 +-
 .../arm/mve/intrinsics/vdwdupq_m_wb_u8.c           |   58 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_n_u8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u16.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u32.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_wb_u8.c  |   40 +-
 .../arm/mve/intrinsics/vdwdupq_x_n_u16.c           |   50 +-
 .../arm/mve/intrinsics/vdwdupq_x_n_u32.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/vdwdupq_x_n_u8.c |   54 +-
 .../arm/mve/intrinsics/vdwdupq_x_wb_u16.c          |   58 +-
 .../arm/mve/intrinsics/vdwdupq_x_wb_u32.c          |   54 +-
 .../arm/mve/intrinsics/vdwdupq_x_wb_u8.c           |   58 +-
 .../gcc.target/arm/mve/intrinsics/veorq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/veorq_x_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_f16.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_f32.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_f16.c    |   42 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_f32.c    |   42 +-
 .../arm/mve/intrinsics/vfmaq_m_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f16.c  |   58 +-
 .../arm/mve/intrinsics/vfmaq_m_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_m_n_f32.c  |   58 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f16.c    |   44 +-
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmaq_n_f32.c    |   44 +-
 .../arm/mve/intrinsics/vfmasq_m_n_f16-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f16.c |   58 +-
 .../arm/mve/intrinsics/vfmasq_m_n_f32-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_m_n_f32.c |   58 +-
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f16.c   |   44 +-
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vfmasq_n_f32.c   |   44 +-
 .../gcc.target/arm/mve/intrinsics/vfmsq_f16.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vfmsq_f32.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vfmsq_m_f16.c    |   42 +-
 .../gcc.target/arm/mve/intrinsics/vfmsq_m_f32.c    |   42 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u16.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_u8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhaddq_x_u8.c    |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s16.c      |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s32.c      |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_m_s8.c       |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_s16.c        |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_s32.c        |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_s8.c         |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s16.c      |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s32.c      |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot270_x_s8.c       |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s16.c       |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s32.c       |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_m_s8.c        |   34 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_s16.c         |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_s32.c         |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_s8.c          |   24 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s16.c       |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s32.c       |   33 +-
 .../arm/mve/intrinsics/vhcaddq_rot90_x_s8.c        |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u16.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_u8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vhsubq_x_u8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u16.c |   54 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_m_n_u8.c  |   50 +-
 .../arm/mve/intrinsics/vidupq_m_wb_u16.c           |   54 +-
 .../arm/mve/intrinsics/vidupq_m_wb_u32.c           |   50 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_m_wb_u8.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u32.c  |   36 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_wb_u8.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u16.c |   54 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_x_n_u8.c  |   50 +-
 .../arm/mve/intrinsics/vidupq_x_wb_u16.c           |   58 +-
 .../arm/mve/intrinsics/vidupq_x_wb_u32.c           |   58 +-
 .../gcc.target/arm/mve/intrinsics/vidupq_x_wb_u8.c |   58 +-
 .../arm/mve/intrinsics/viwdupq_m_n_u16.c           |   54 +-
 .../arm/mve/intrinsics/viwdupq_m_n_u32.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_m_n_u8.c |   54 +-
 .../arm/mve/intrinsics/viwdupq_m_wb_u16.c          |   54 +-
 .../arm/mve/intrinsics/viwdupq_m_wb_u32.c          |   54 +-
 .../arm/mve/intrinsics/viwdupq_m_wb_u8.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_n_u8.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u16.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u32.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_wb_u8.c  |   44 +-
 .../arm/mve/intrinsics/viwdupq_x_n_u16.c           |   54 +-
 .../arm/mve/intrinsics/viwdupq_x_n_u32.c           |   54 +-
 .../gcc.target/arm/mve/intrinsics/viwdupq_x_n_u8.c |   54 +-
 .../arm/mve/intrinsics/viwdupq_x_wb_u16.c          |   58 +-
 .../arm/mve/intrinsics/viwdupq_x_wb_u32.c          |   58 +-
 .../arm/mve/intrinsics/viwdupq_x_wb_u8.c           |   58 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_f16.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_f32.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_s16.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_s32.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_s8.c       |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_u16.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_u32.c      |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_u8.c       |   29 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_f16.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_f32.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s16.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s32.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_s8.c     |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u16.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u32.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld1q_z_u8.c     |   38 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_f16.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_f32.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_s16.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_s32.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_s8.c       |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_u16.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_u32.c      |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld2q_u8.c       |   33 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_f16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_f32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_s16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_s32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_s8.c       |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_u16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_u32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vld4q_u8.c       |   37 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_s16.c  |   28 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_s32.c  |   28 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_s8.c   |   28 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_u16.c  |   28 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_u32.c  |   28 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_u8.c   |   28 +-
 .../mve/intrinsics/vldrbq_gather_offset_z_s16.c    |   36 +-
 .../mve/intrinsics/vldrbq_gather_offset_z_s32.c    |   36 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_z_s8.c |   36 +-
 .../mve/intrinsics/vldrbq_gather_offset_z_u16.c    |   36 +-
 .../mve/intrinsics/vldrbq_gather_offset_z_u32.c    |   36 +-
 .../arm/mve/intrinsics/vldrbq_gather_offset_z_u8.c |   36 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_s16.c     |   19 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_s32.c     |   19 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_s8.c      |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_u16.c     |   19 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_u32.c     |   19 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_u8.c      |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s16.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s32.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_s8.c    |   25 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u16.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u32.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrbq_z_u8.c    |   25 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_s64.c    |   19 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_u64.c    |   19 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_wb_s64.c |   24 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_wb_u64.c |   24 +-
 .../mve/intrinsics/vldrdq_gather_base_wb_z_s64.c   |   31 +-
 .../mve/intrinsics/vldrdq_gather_base_wb_z_u64.c   |   31 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_z_s64.c  |   23 +-
 .../arm/mve/intrinsics/vldrdq_gather_base_z_u64.c  |   23 +-
 .../arm/mve/intrinsics/vldrdq_gather_offset_s64.c  |   28 +-
 .../arm/mve/intrinsics/vldrdq_gather_offset_u64.c  |   28 +-
 .../mve/intrinsics/vldrdq_gather_offset_z_s64.c    |   36 +-
 .../mve/intrinsics/vldrdq_gather_offset_z_u64.c    |   36 +-
 .../intrinsics/vldrdq_gather_shifted_offset_s64.c  |   28 +-
 .../intrinsics/vldrdq_gather_shifted_offset_u64.c  |   28 +-
 .../vldrdq_gather_shifted_offset_z_s64.c           |   36 +-
 .../vldrdq_gather_shifted_offset_z_u64.c           |   36 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_f16.c     |   20 +-
 .../arm/mve/intrinsics/vldrhq_gather_offset_f16.c  |   28 +-
 .../arm/mve/intrinsics/vldrhq_gather_offset_s16.c  |   28 +-
 .../arm/mve/intrinsics/vldrhq_gather_offset_s32.c  |   28 +-
 .../arm/mve/intrinsics/vldrhq_gather_offset_u16.c  |   28 +-
 .../arm/mve/intrinsics/vldrhq_gather_offset_u32.c  |   28 +-
 .../mve/intrinsics/vldrhq_gather_offset_z_f16.c    |   36 +-
 .../mve/intrinsics/vldrhq_gather_offset_z_s16.c    |   36 +-
 .../mve/intrinsics/vldrhq_gather_offset_z_s32.c    |   36 +-
 .../mve/intrinsics/vldrhq_gather_offset_z_u16.c    |   36 +-
 .../mve/intrinsics/vldrhq_gather_offset_z_u32.c    |   36 +-
 .../intrinsics/vldrhq_gather_shifted_offset_f16.c  |   28 +-
 .../intrinsics/vldrhq_gather_shifted_offset_s16.c  |   28 +-
 .../intrinsics/vldrhq_gather_shifted_offset_s32.c  |   28 +-
 .../intrinsics/vldrhq_gather_shifted_offset_u16.c  |   28 +-
 .../intrinsics/vldrhq_gather_shifted_offset_u32.c  |   28 +-
 .../vldrhq_gather_shifted_offset_z_f16.c           |   36 +-
 .../vldrhq_gather_shifted_offset_z_s16.c           |   36 +-
 .../vldrhq_gather_shifted_offset_z_s32.c           |   36 +-
 .../vldrhq_gather_shifted_offset_z_u16.c           |   36 +-
 .../vldrhq_gather_shifted_offset_z_u32.c           |   36 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_s16.c     |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_s32.c     |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_u16.c     |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_u32.c     |   20 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_f16.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_s16.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_s32.c   |   25 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_u16.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrhq_z_u32.c   |   25 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_f32.c     |   18 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_f32.c    |   19 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_s32.c    |   19 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_u32.c    |   19 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_f32.c |   22 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_s32.c |   22 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_wb_u32.c |   22 +-
 .../mve/intrinsics/vldrwq_gather_base_wb_z_f32.c   |   28 +-
 .../mve/intrinsics/vldrwq_gather_base_wb_z_s32.c   |   28 +-
 .../mve/intrinsics/vldrwq_gather_base_wb_z_u32.c   |   28 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_z_f32.c  |   23 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_z_s32.c  |   23 +-
 .../arm/mve/intrinsics/vldrwq_gather_base_z_u32.c  |   23 +-
 .../arm/mve/intrinsics/vldrwq_gather_offset_f32.c  |   28 +-
 .../arm/mve/intrinsics/vldrwq_gather_offset_s32.c  |   28 +-
 .../arm/mve/intrinsics/vldrwq_gather_offset_u32.c  |   28 +-
 .../mve/intrinsics/vldrwq_gather_offset_z_f32.c    |   36 +-
 .../mve/intrinsics/vldrwq_gather_offset_z_s32.c    |   36 +-
 .../mve/intrinsics/vldrwq_gather_offset_z_u32.c    |   36 +-
 .../intrinsics/vldrwq_gather_shifted_offset_f32.c  |   28 +-
 .../intrinsics/vldrwq_gather_shifted_offset_s32.c  |   28 +-
 .../intrinsics/vldrwq_gather_shifted_offset_u32.c  |   28 +-
 .../vldrwq_gather_shifted_offset_z_f32.c           |   36 +-
 .../vldrwq_gather_shifted_offset_z_s32.c           |   36 +-
 .../vldrwq_gather_shifted_offset_z_u32.c           |   36 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_s32.c     |   18 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_u32.c     |   18 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_f32.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_s32.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vldrwq_z_u32.c   |   23 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_m_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxaq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s16.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s32.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_p_s8.c   |   49 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s16.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s32.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmaxavq_s8.c     |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_f32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmaq_m_f32.c |   33 +-
 .../arm/mve/intrinsics/vmaxnmavq_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f16.c  |   35 +-
 .../arm/mve/intrinsics/vmaxnmavq_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmavq_f32.c  |   35 +-
 .../arm/mve/intrinsics/vmaxnmavq_p_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vmaxnmavq_p_f16.c           |   47 +-
 .../arm/mve/intrinsics/vmaxnmavq_p_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vmaxnmavq_p_f32.c           |   47 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_f16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_f32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_m_f32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmq_x_f32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f16.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_f32.c   |   35 +-
 .../arm/mve/intrinsics/vmaxnmvq_p_f16-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f16.c |   47 +-
 .../arm/mve/intrinsics/vmaxnmvq_p_f32-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vmaxnmvq_p_f32.c |   47 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s16.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s32.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_s8.c    |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u16.c   |   47 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u32.c   |   47 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_p_u8.c    |   47 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s16.c     |   27 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s32.c     |   27 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_s8.c      |   27 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u16.c     |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u32.c     |   35 +-
 .../gcc.target/arm/mve/intrinsics/vmaxvq_u8.c      |   35 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_m_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminaq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s16.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s32.c  |   49 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_p_s8.c   |   49 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_s16.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_s32.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vminavq_s8.c     |   37 +-
 .../gcc.target/arm/mve/intrinsics/vminnmaq_f16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminnmaq_f32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminnmaq_m_f32.c |   33 +-
 .../arm/mve/intrinsics/vminnmavq_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmavq_f16.c  |   35 +-
 .../arm/mve/intrinsics/vminnmavq_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmavq_f32.c  |   35 +-
 .../arm/mve/intrinsics/vminnmavq_p_f16-1.c         |   12 -
 .../arm/mve/intrinsics/vminnmavq_p_f16.c           |   47 +-
 .../arm/mve/intrinsics/vminnmavq_p_f32-1.c         |   12 -
 .../arm/mve/intrinsics/vminnmavq_p_f32.c           |   47 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_f16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_f32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_m_f16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_m_f32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_x_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminnmq_x_f32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f16-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f16.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f32-1.c |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_f32.c   |   35 +-
 .../arm/mve/intrinsics/vminnmvq_p_f16-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f16.c |   47 +-
 .../arm/mve/intrinsics/vminnmvq_p_f32-1.c          |   12 -
 .../gcc.target/arm/mve/intrinsics/vminnmvq_p_f32.c |   47 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s16.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s32.c   |   35 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_s8.c    |   35 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u16.c   |   47 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u32.c   |   47 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_p_u8.c    |   47 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_s16.c     |   26 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_s32.c     |   26 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_s8.c      |   26 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_u16.c     |   37 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_u32.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vminvq_u8.c      |   37 +-
 .../arm/mve/intrinsics/vmladavaq_p_s16.c           |   41 +-
 .../arm/mve/intrinsics/vmladavaq_p_s32.c           |   41 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_p_s8.c |   41 +-
 .../arm/mve/intrinsics/vmladavaq_p_u16.c           |   57 +-
 .../arm/mve/intrinsics/vmladavaq_p_u32.c           |   57 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_p_u8.c |   57 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s16.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_s8.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u16.c  |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u32.c  |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaq_u8.c   |   44 +-
 .../arm/mve/intrinsics/vmladavaxq_p_s16.c          |   41 +-
 .../arm/mve/intrinsics/vmladavaxq_p_s32.c          |   41 +-
 .../arm/mve/intrinsics/vmladavaxq_p_s8.c           |   41 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavaxq_s8.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s16.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s32.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_s8.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u16.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u32.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_p_u8.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_s16.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_s32.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_s8.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_u16.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_u32.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavq_u8.c    |   32 +-
 .../arm/mve/intrinsics/vmladavxq_p_s16.c           |   40 +-
 .../arm/mve/intrinsics/vmladavxq_p_s32.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavxq_p_s8.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s16.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmladavxq_s8.c   |   32 +-
 .../arm/mve/intrinsics/vmlaldavaq_p_s16.c          |   40 +-
 .../arm/mve/intrinsics/vmlaldavaq_p_s32.c          |   40 +-
 .../arm/mve/intrinsics/vmlaldavaq_p_u16.c          |   56 +-
 .../arm/mve/intrinsics/vmlaldavaq_p_u32.c          |   56 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u16.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavaq_u32.c |   44 +-
 .../arm/mve/intrinsics/vmlaldavaxq_p_s16.c         |   40 +-
 .../arm/mve/intrinsics/vmlaldavaxq_p_s32.c         |   40 +-
 .../arm/mve/intrinsics/vmlaldavaxq_s16.c           |   32 +-
 .../arm/mve/intrinsics/vmlaldavaxq_s32.c           |   32 +-
 .../arm/mve/intrinsics/vmlaldavq_p_s16.c           |   40 +-
 .../arm/mve/intrinsics/vmlaldavq_p_s32.c           |   40 +-
 .../arm/mve/intrinsics/vmlaldavq_p_u16.c           |   40 +-
 .../arm/mve/intrinsics/vmlaldavq_p_u32.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_s16.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_s32.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_u16.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavq_u32.c  |   32 +-
 .../arm/mve/intrinsics/vmlaldavxq_p_s16.c          |   40 +-
 .../arm/mve/intrinsics/vmlaldavxq_p_s32.c          |   40 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaldavxq_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s16.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s32.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_s8.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u16.c  |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u32.c  |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_m_n_u8.c   |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s16.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s32.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_s8.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u16.c    |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u32.c    |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlaq_n_u8.c     |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c  |   42 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c  |   58 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c   |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c   |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c   |   44 +-
 .../gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c    |   44 +-
 .../arm/mve/intrinsics/vmlsdavaq_p_s16.c           |   33 +-
 .../arm/mve/intrinsics/vmlsdavaq_p_s32.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_p_s8.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaq_s8.c   |   24 +-
 .../arm/mve/intrinsics/vmlsdavaxq_p_s16.c          |   33 +-
 .../arm/mve/intrinsics/vmlsdavaxq_p_s32.c          |   33 +-
 .../arm/mve/intrinsics/vmlsdavaxq_p_s8.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavaxq_s8.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_p_s8.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavq_s8.c    |   24 +-
 .../arm/mve/intrinsics/vmlsdavxq_p_s16.c           |   32 +-
 .../arm/mve/intrinsics/vmlsdavxq_p_s32.c           |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_p_s8.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsdavxq_s8.c   |   24 +-
 .../arm/mve/intrinsics/vmlsldavaq_p_s16.c          |   32 +-
 .../arm/mve/intrinsics/vmlsldavaq_p_s32.c          |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavaq_s32.c |   24 +-
 .../arm/mve/intrinsics/vmlsldavaxq_p_s16.c         |   32 +-
 .../arm/mve/intrinsics/vmlsldavaxq_p_s32.c         |   32 +-
 .../arm/mve/intrinsics/vmlsldavaxq_s16.c           |   24 +-
 .../arm/mve/intrinsics/vmlsldavaxq_s32.c           |   24 +-
 .../arm/mve/intrinsics/vmlsldavq_p_s16.c           |   32 +-
 .../arm/mve/intrinsics/vmlsldavq_p_s32.c           |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavq_s32.c  |   24 +-
 .../arm/mve/intrinsics/vmlsldavxq_p_s16.c          |   32 +-
 .../arm/mve/intrinsics/vmlsldavxq_p_s32.c          |   32 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmlsldavxq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_m_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovlbq_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_m_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovltq_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_m_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovnbq_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_m_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmovntq_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_u8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulhq_x_u8.c    |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_m_s16.c         |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_m_s32.c         |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_m_s8.c          |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_m_u16.c         |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_m_u32.c         |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_m_u8.c          |   34 +-
 .../arm/mve/intrinsics/vmullbq_int_s16.c           |   24 +-
 .../arm/mve/intrinsics/vmullbq_int_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmullbq_int_s8.c |   24 +-
 .../arm/mve/intrinsics/vmullbq_int_u16.c           |   24 +-
 .../arm/mve/intrinsics/vmullbq_int_u32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmullbq_int_u8.c |   24 +-
 .../arm/mve/intrinsics/vmullbq_int_x_s16.c         |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_x_s32.c         |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_x_s8.c          |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_x_u16.c         |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_x_u32.c         |   33 +-
 .../arm/mve/intrinsics/vmullbq_int_x_u8.c          |   33 +-
 .../arm/mve/intrinsics/vmullbq_poly_m_p16.c        |   34 +-
 .../arm/mve/intrinsics/vmullbq_poly_m_p8.c         |   34 +-
 .../arm/mve/intrinsics/vmullbq_poly_p16.c          |   24 +-
 .../arm/mve/intrinsics/vmullbq_poly_p8.c           |   24 +-
 .../arm/mve/intrinsics/vmullbq_poly_x_p16.c        |   33 +-
 .../arm/mve/intrinsics/vmullbq_poly_x_p8.c         |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_m_s16.c         |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_m_s32.c         |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_m_s8.c          |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_m_u16.c         |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_m_u32.c         |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_m_u8.c          |   34 +-
 .../arm/mve/intrinsics/vmulltq_int_s16.c           |   24 +-
 .../arm/mve/intrinsics/vmulltq_int_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulltq_int_s8.c |   24 +-
 .../arm/mve/intrinsics/vmulltq_int_u16.c           |   24 +-
 .../arm/mve/intrinsics/vmulltq_int_u32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulltq_int_u8.c |   24 +-
 .../arm/mve/intrinsics/vmulltq_int_x_s16.c         |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_x_s32.c         |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_x_s8.c          |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_x_u16.c         |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_x_u32.c         |   33 +-
 .../arm/mve/intrinsics/vmulltq_int_x_u8.c          |   33 +-
 .../arm/mve/intrinsics/vmulltq_poly_m_p16.c        |   34 +-
 .../arm/mve/intrinsics/vmulltq_poly_m_p8.c         |   34 +-
 .../arm/mve/intrinsics/vmulltq_poly_p16.c          |   24 +-
 .../arm/mve/intrinsics/vmulltq_poly_p8.c           |   24 +-
 .../arm/mve/intrinsics/vmulltq_poly_x_p16.c        |   33 +-
 .../arm/mve/intrinsics/vmulltq_poly_x_p8.c         |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_f32.c    |   34 +-
 .../arm/mve/intrinsics/vmulq_m_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f16.c  |   50 +-
 .../arm/mve/intrinsics/vmulq_m_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_f32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u16.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_n_u8.c   |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f16-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f32-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_n_f32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_n_u8.c     |   36 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_f32.c    |   34 +-
 .../arm/mve/intrinsics/vmulq_x_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f16.c  |   50 +-
 .../arm/mve/intrinsics/vmulq_x_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_f32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u16.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_n_u8.c   |   50 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmulq_x_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_n_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_m_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_s16.c    |   17 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_s32.c    |   19 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_u16.c    |   19 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_n_u32.c    |   19 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_s16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_s32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_u16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_u32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_u8.c       |   28 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_n_u32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vmvnq_x_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_f16.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_f32.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_m_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_m_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_s16.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_s32.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vnegq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vornq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vornq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_f32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_n_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_s8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u32.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_m_u8.c     |   34 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_n_s16.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_n_s32.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_n_u16.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_n_u32.c    |   32 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vorrq_x_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vpnot.c          |   25 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_f16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_f32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_s16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_s32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_s64.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_s8.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_u16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_u32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_u64.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vpselq_u8.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_s16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_s32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u16.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqaddq_u8.c      |   24 +-
 .../arm/mve/intrinsics/vqdmladhq_m_s16.c           |   34 +-
 .../arm/mve/intrinsics/vqdmladhq_m_s32.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_m_s8.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhq_s8.c   |   24 +-
 .../arm/mve/intrinsics/vqdmladhxq_m_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqdmladhxq_m_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqdmladhxq_m_s8.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmladhxq_s8.c  |   24 +-
 .../arm/mve/intrinsics/vqdmlahq_m_n_s16.c          |   42 +-
 .../arm/mve/intrinsics/vqdmlahq_m_n_s32.c          |   42 +-
 .../arm/mve/intrinsics/vqdmlahq_m_n_s8.c           |   42 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlahq_n_s8.c  |   32 +-
 .../arm/mve/intrinsics/vqdmlashq_m_n_s16.c         |   42 +-
 .../arm/mve/intrinsics/vqdmlashq_m_n_s32.c         |   42 +-
 .../arm/mve/intrinsics/vqdmlashq_m_n_s8.c          |   42 +-
 .../arm/mve/intrinsics/vqdmlashq_n_s16.c           |   32 +-
 .../arm/mve/intrinsics/vqdmlashq_n_s32.c           |   32 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlashq_n_s8.c |   32 +-
 .../arm/mve/intrinsics/vqdmlsdhq_m_s16.c           |   34 +-
 .../arm/mve/intrinsics/vqdmlsdhq_m_s32.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_m_s8.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhq_s8.c   |   24 +-
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmlsdhxq_s8.c  |   24 +-
 .../arm/mve/intrinsics/vqdmulhq_m_n_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqdmulhq_m_n_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqdmulhq_m_n_s8.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_m_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_n_s8.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulhq_s8.c    |   24 +-
 .../arm/mve/intrinsics/vqdmullbq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqdmullbq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqdmullbq_m_s16.c           |   34 +-
 .../arm/mve/intrinsics/vqdmullbq_m_s32.c           |   34 +-
 .../arm/mve/intrinsics/vqdmullbq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqdmullbq_n_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmullbq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmullbq_s32.c  |   24 +-
 .../arm/mve/intrinsics/vqdmulltq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqdmulltq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqdmulltq_m_s16.c           |   34 +-
 .../arm/mve/intrinsics/vqdmulltq_m_s32.c           |   34 +-
 .../arm/mve/intrinsics/vqdmulltq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqdmulltq_n_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulltq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqdmulltq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_s32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_m_u32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovnbq_u32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_s32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_m_u32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovntq_u32.c   |   24 +-
 .../arm/mve/intrinsics/vqmovunbq_m_s16.c           |   33 +-
 .../arm/mve/intrinsics/vqmovunbq_m_s32.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovunbq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovunbq_s32.c  |   24 +-
 .../arm/mve/intrinsics/vqmovuntq_m_s16.c           |   33 +-
 .../arm/mve/intrinsics/vqmovuntq_m_s32.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqmovuntq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqmovuntq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_m_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_s16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqnegq_s8.c      |   24 +-
 .../arm/mve/intrinsics/vqrdmladhq_m_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmladhq_m_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmladhq_m_s8.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmladhq_s8.c  |   24 +-
 .../arm/mve/intrinsics/vqrdmladhxq_m_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmladhxq_m_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmladhxq_m_s8.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmladhxq_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqrdmladhxq_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmladhxq_s8.c |   24 +-
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c         |   42 +-
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c         |   42 +-
 .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c          |   42 +-
 .../arm/mve/intrinsics/vqrdmlahq_n_s16.c           |   32 +-
 .../arm/mve/intrinsics/vqrdmlahq_n_s32.c           |   32 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c |   32 +-
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s16.c        |   42 +-
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s32.c        |   42 +-
 .../arm/mve/intrinsics/vqrdmlashq_m_n_s8.c         |   42 +-
 .../arm/mve/intrinsics/vqrdmlashq_n_s16.c          |   32 +-
 .../arm/mve/intrinsics/vqrdmlashq_n_s32.c          |   32 +-
 .../arm/mve/intrinsics/vqrdmlashq_n_s8.c           |   32 +-
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhq_s8.c  |   24 +-
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmlsdhxq_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqrdmlsdhxq_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmlsdhxq_s8.c |   24 +-
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c          |   34 +-
 .../arm/mve/intrinsics/vqrdmulhq_m_s16.c           |   34 +-
 .../arm/mve/intrinsics/vqrdmulhq_m_s32.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_m_s8.c |   34 +-
 .../arm/mve/intrinsics/vqrdmulhq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqrdmulhq_n_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_n_s8.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrdmulhq_s8.c   |   24 +-
 .../arm/mve/intrinsics/vqrshlq_m_n_s16.c           |   33 +-
 .../arm/mve/intrinsics/vqrshlq_m_n_s32.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_s8.c |   33 +-
 .../arm/mve/intrinsics/vqrshlq_m_n_u16.c           |   33 +-
 .../arm/mve/intrinsics/vqrshlq_m_n_u32.c           |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_n_u8.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_m_u8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_s8.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u32.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_n_u8.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqrshlq_u8.c     |   24 +-
 .../arm/mve/intrinsics/vqrshrnbq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrnbq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrnbq_m_n_u16.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrnbq_m_n_u32.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrnbq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrnbq_n_s32.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrnbq_n_u16.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrnbq_n_u32.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrntq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrntq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrntq_m_n_u16.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrntq_m_n_u32.c         |   34 +-
 .../arm/mve/intrinsics/vqrshrntq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrntq_n_s32.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrntq_n_u16.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrntq_n_u32.c           |   24 +-
 .../arm/mve/intrinsics/vqrshrunbq_m_n_s16.c        |   34 +-
 .../arm/mve/intrinsics/vqrshrunbq_m_n_s32.c        |   34 +-
 .../arm/mve/intrinsics/vqrshrunbq_n_s16.c          |   24 +-
 .../arm/mve/intrinsics/vqrshrunbq_n_s32.c          |   24 +-
 .../arm/mve/intrinsics/vqrshruntq_m_n_s16.c        |   34 +-
 .../arm/mve/intrinsics/vqrshruntq_m_n_s32.c        |   34 +-
 .../arm/mve/intrinsics/vqrshruntq_n_s16.c          |   24 +-
 .../arm/mve/intrinsics/vqrshruntq_n_s32.c          |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_n_u8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_s8.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_r_u8.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_n_u8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_r_u8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshlq_u8.c      |   24 +-
 .../arm/mve/intrinsics/vqshluq_m_n_s16.c           |   37 +-
 .../arm/mve/intrinsics/vqshluq_m_n_s32.c           |   37 +-
 .../gcc.target/arm/mve/intrinsics/vqshluq_m_n_s8.c |   37 +-
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqshluq_n_s8.c   |   28 +-
 .../arm/mve/intrinsics/vqshrnbq_m_n_s16.c          |   38 +-
 .../arm/mve/intrinsics/vqshrnbq_m_n_s32.c          |   38 +-
 .../arm/mve/intrinsics/vqshrnbq_m_n_u16.c          |   34 +-
 .../arm/mve/intrinsics/vqshrnbq_m_n_u32.c          |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_s32.c |   28 +-
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshrnbq_n_u32.c |   28 +-
 .../arm/mve/intrinsics/vqshrntq_m_n_s16.c          |   34 +-
 .../arm/mve/intrinsics/vqshrntq_m_n_s32.c          |   34 +-
 .../arm/mve/intrinsics/vqshrntq_m_n_u16.c          |   34 +-
 .../arm/mve/intrinsics/vqshrntq_m_n_u32.c          |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqshrntq_n_u32.c |   24 +-
 .../arm/mve/intrinsics/vqshrunbq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqshrunbq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqshrunbq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqshrunbq_n_s32.c           |   24 +-
 .../arm/mve/intrinsics/vqshruntq_m_n_s16.c         |   34 +-
 .../arm/mve/intrinsics/vqshruntq_m_n_s32.c         |   34 +-
 .../arm/mve/intrinsics/vqshruntq_n_s16.c           |   24 +-
 .../arm/mve/intrinsics/vqshruntq_n_s32.c           |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s16.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s32.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_s8.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u16.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u32.c |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_n_u8.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u16.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u32.c   |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_n_u8.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vqsubq_u8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_m_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_m_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev16q_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_f16.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_m_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev32q_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_f16.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_f32.c    |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_f32.c  |   33 +-
 .../{vsubq_x_n_f16-1.c => vrev64q_m_s16-clobber.c} |   14 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_m_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_f16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_f32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrev64q_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_m_u8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_u8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrhaddq_x_u8.c   |   33 +-
 .../arm/mve/intrinsics/vrmlaldavhaq_p_s32.c        |   32 +-
 .../arm/mve/intrinsics/vrmlaldavhaq_p_u32.c        |   48 +-
 .../arm/mve/intrinsics/vrmlaldavhaq_s32.c          |   24 +-
 .../arm/mve/intrinsics/vrmlaldavhaq_u32.c          |   36 +-
 .../arm/mve/intrinsics/vrmlaldavhaxq_p_s32.c       |   32 +-
 .../arm/mve/intrinsics/vrmlaldavhaxq_s32.c         |   24 +-
 .../arm/mve/intrinsics/vrmlaldavhq_p_s32.c         |   32 +-
 .../arm/mve/intrinsics/vrmlaldavhq_p_u32.c         |   32 +-
 .../arm/mve/intrinsics/vrmlaldavhq_s32.c           |   24 +-
 .../arm/mve/intrinsics/vrmlaldavhq_u32.c           |   24 +-
 .../arm/mve/intrinsics/vrmlaldavhxq_p_s32.c        |   32 +-
 .../arm/mve/intrinsics/vrmlaldavhxq_s32.c          |   24 +-
 .../arm/mve/intrinsics/vrmlsldavhaq_p_s32.c        |   32 +-
 .../arm/mve/intrinsics/vrmlsldavhaq_s32.c          |   24 +-
 .../arm/mve/intrinsics/vrmlsldavhaxq_p_s32.c       |   32 +-
 .../arm/mve/intrinsics/vrmlsldavhaxq_s32.c         |   24 +-
 .../arm/mve/intrinsics/vrmlsldavhq_p_s32.c         |   32 +-
 .../arm/mve/intrinsics/vrmlsldavhq_s32.c           |   24 +-
 .../arm/mve/intrinsics/vrmlsldavhxq_p_s32.c        |   32 +-
 .../arm/mve/intrinsics/vrmlsldavhxq_s32.c          |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_m_u8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_u8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrmulhq_x_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_f16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_f32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_m_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_m_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndaq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_f16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_f32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_m_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_m_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndmq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_f16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_f32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_m_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_m_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndnq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_f16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_f32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_m_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_m_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndpq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_f16.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_f32.c      |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_m_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_m_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_x_f16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndq_x_f32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_f16.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_f32.c     |   30 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_m_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_m_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_x_f16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrndxq_x_f32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_s8.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u16.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u32.c |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_n_u8.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_s8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u16.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u32.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_m_u8.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_s8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u16.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u32.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_n_u8.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_s16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_s32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_s8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_u16.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_u32.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_u8.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_s8.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u16.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u32.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vrshlq_x_u8.c    |   33 +-
 .../arm/mve/intrinsics/vrshrnbq_m_n_s16.c          |   34 +-
 .../arm/mve/intrinsics/vrshrnbq_m_n_s32.c          |   34 +-
 .../arm/mve/intrinsics/vrshrnbq_m_n_u16.c          |   34 +-
 .../arm/mve/intrinsics/vrshrnbq_m_n_u32.c          |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrnbq_n_u32.c |   24 +-
 .../arm/mve/intrinsics/vrshrntq_m_n_s16.c          |   34 +-
 .../arm/mve/intrinsics/vrshrntq_m_n_s32.c          |   34 +-
 .../arm/mve/intrinsics/vrshrntq_m_n_u16.c          |   34 +-
 .../arm/mve/intrinsics/vrshrntq_m_n_u32.c          |   34 +-
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_s32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u16.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrntq_n_u32.c |   24 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s16.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s32.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_s8.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u16.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u32.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_m_n_u8.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s16.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s32.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_s8.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u16.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u32.c   |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_n_u8.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s16.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s32.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_s8.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u16.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u32.c |   38 +-
 .../gcc.target/arm/mve/intrinsics/vrshrq_x_n_u8.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsbciq_m_s32.c   |   46 +-
 .../gcc.target/arm/mve/intrinsics/vsbciq_m_u32.c   |   46 +-
 .../gcc.target/arm/mve/intrinsics/vsbciq_s32.c     |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsbciq_u32.c     |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsbcq_m_s32.c    |   70 +-
 .../gcc.target/arm/mve/intrinsics/vsbcq_m_u32.c    |   71 +-
 .../gcc.target/arm/mve/intrinsics/vsbcq_s32.c      |   56 +-
 .../gcc.target/arm/mve/intrinsics/vsbcq_u32.c      |   56 +-
 .../arm/mve/intrinsics/vsetq_lane_f16-1.c          |   13 -
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_f16.c |   44 +-
 .../arm/mve/intrinsics/vsetq_lane_f32-1.c          |   13 -
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_f32.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_s16.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_s32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_s64.c |   35 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_s8.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_u16.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_u32.c |   44 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_u64.c |   47 +-
 .../gcc.target/arm/mve/intrinsics/vsetq_lane_u8.c  |   44 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_s16.c   |   42 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_s32.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_s8.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_u16.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_u32.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_m_u8.c    |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_s16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_s32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_s8.c      |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_u16.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_u32.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlcq_u8.c      |   28 +-
 .../arm/mve/intrinsics/vshllbq_m_n_s16.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_s8.c |   34 +-
 .../arm/mve/intrinsics/vshllbq_m_n_u16.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_m_n_u8.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_s8.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_u16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_n_u8.c   |   24 +-
 .../arm/mve/intrinsics/vshllbq_x_n_s16.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_s8.c |   40 +-
 .../arm/mve/intrinsics/vshllbq_x_n_u16.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshllbq_x_n_u8.c |   40 +-
 .../arm/mve/intrinsics/vshlltq_m_n_s16.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_s8.c |   34 +-
 .../arm/mve/intrinsics/vshlltq_m_n_u16.c           |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_m_n_u8.c |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_s16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_s8.c   |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_u16.c  |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_n_u8.c   |   24 +-
 .../arm/mve/intrinsics/vshlltq_x_n_s16.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_s8.c |   40 +-
 .../arm/mve/intrinsics/vshlltq_x_n_u16.c           |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlltq_x_n_u8.c |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_n_u8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_s8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u16.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u32.c  |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_r_u8.c   |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_m_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_n_u8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_s8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u16.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u32.c    |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_r_u8.c     |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_s8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_n_u8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_s8.c     |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshlq_x_u8.c     |   40 +-
 .../arm/mve/intrinsics/vshrnbq_m_n_s16.c           |   38 +-
 .../arm/mve/intrinsics/vshrnbq_m_n_s32.c           |   38 +-
 .../arm/mve/intrinsics/vshrnbq_m_n_u16.c           |   38 +-
 .../arm/mve/intrinsics/vshrnbq_m_n_u32.c           |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrnbq_n_u32.c  |   28 +-
 .../arm/mve/intrinsics/vshrntq_m_n_s16.c           |   38 +-
 .../arm/mve/intrinsics/vshrntq_m_n_s32.c           |   38 +-
 .../arm/mve/intrinsics/vshrntq_m_n_u16.c           |   38 +-
 .../arm/mve/intrinsics/vshrntq_m_n_u32.c           |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_s16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_s32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_u16.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrntq_n_u32.c  |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_s8.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_m_n_u8.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_n_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_s8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vshrq_x_n_u8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_s8.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u16.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u32.c  |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_m_n_u8.c   |   38 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsliq_n_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_s8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u16.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u32.c  |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_m_n_u8.c   |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_s8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u16.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u32.c    |   28 +-
 .../gcc.target/arm/mve/intrinsics/vsriq_n_u8.c     |   28 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_f16.c      |   36 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_f32.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_f16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_f32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_s8.c     |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_p_u8.c     |   40 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_s16.c      |   36 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_s32.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_s8.c       |   36 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_u16.c      |   36 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_u32.c      |   32 +-
 .../gcc.target/arm/mve/intrinsics/vst1q_u8.c       |   36 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_f16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_f32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_s16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_s32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_s8.c       |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_u16.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_u32.c      |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst2q_u8.c       |   37 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_f16.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_f32.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_s16.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_s32.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_s8.c       |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_u16.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_u32.c      |   50 +-
 .../gcc.target/arm/mve/intrinsics/vst4q_u8.c       |   50 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_s8.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_p_u8.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_s16.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_s32.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_s8.c      |   32 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_s16.c   |   40 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_s32.c   |   40 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_s8.c    |   40 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_u16.c   |   40 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_u32.c   |   40 +-
 .../mve/intrinsics/vstrbq_scatter_offset_p_u8.c    |   40 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s16.c |   32 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s32.c |   32 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_s8.c  |   32 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u16.c |   32 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u32.c |   32 +-
 .../arm/mve/intrinsics/vstrbq_scatter_offset_u8.c  |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_u16.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_u32.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrbq_u8.c      |   32 +-
 .../arm/mve/intrinsics/vstrdq_scatter_base_p_s64.c |   40 +-
 .../arm/mve/intrinsics/vstrdq_scatter_base_p_u64.c |   40 +-
 .../arm/mve/intrinsics/vstrdq_scatter_base_s64.c   |   32 +-
 .../arm/mve/intrinsics/vstrdq_scatter_base_u64.c   |   32 +-
 .../mve/intrinsics/vstrdq_scatter_base_wb_p_s64.c  |   40 +-
 .../mve/intrinsics/vstrdq_scatter_base_wb_p_u64.c  |   40 +-
 .../mve/intrinsics/vstrdq_scatter_base_wb_s64.c    |   32 +-
 .../mve/intrinsics/vstrdq_scatter_base_wb_u64.c    |   32 +-
 .../mve/intrinsics/vstrdq_scatter_offset_p_s64.c   |   40 +-
 .../mve/intrinsics/vstrdq_scatter_offset_p_u64.c   |   40 +-
 .../arm/mve/intrinsics/vstrdq_scatter_offset_s64.c |   32 +-
 .../arm/mve/intrinsics/vstrdq_scatter_offset_u64.c |   32 +-
 .../vstrdq_scatter_shifted_offset_p_s64.c          |   40 +-
 .../vstrdq_scatter_shifted_offset_p_u64.c          |   40 +-
 .../intrinsics/vstrdq_scatter_shifted_offset_s64.c |   32 +-
 .../intrinsics/vstrdq_scatter_shifted_offset_u64.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_f16.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_f16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_s16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_s32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_u16.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_p_u32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_s16.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_s32.c     |   32 +-
 .../arm/mve/intrinsics/vstrhq_scatter_offset_f16.c |   32 +-
 .../mve/intrinsics/vstrhq_scatter_offset_p_f16.c   |   40 +-
 .../mve/intrinsics/vstrhq_scatter_offset_p_s16.c   |   40 +-
 .../mve/intrinsics/vstrhq_scatter_offset_p_s32.c   |   40 +-
 .../mve/intrinsics/vstrhq_scatter_offset_p_u16.c   |   40 +-
 .../mve/intrinsics/vstrhq_scatter_offset_p_u32.c   |   40 +-
 .../arm/mve/intrinsics/vstrhq_scatter_offset_s16.c |   32 +-
 .../arm/mve/intrinsics/vstrhq_scatter_offset_s32.c |   32 +-
 .../arm/mve/intrinsics/vstrhq_scatter_offset_u16.c |   32 +-
 .../arm/mve/intrinsics/vstrhq_scatter_offset_u32.c |   32 +-
 .../intrinsics/vstrhq_scatter_shifted_offset_f16.c |   32 +-
 .../vstrhq_scatter_shifted_offset_p_f16.c          |   40 +-
 .../vstrhq_scatter_shifted_offset_p_s16.c          |   40 +-
 .../vstrhq_scatter_shifted_offset_p_s32.c          |   40 +-
 .../vstrhq_scatter_shifted_offset_p_u16.c          |   40 +-
 .../vstrhq_scatter_shifted_offset_p_u32.c          |   40 +-
 .../intrinsics/vstrhq_scatter_shifted_offset_s16.c |   32 +-
 .../intrinsics/vstrhq_scatter_shifted_offset_s32.c |   32 +-
 .../intrinsics/vstrhq_scatter_shifted_offset_u16.c |   32 +-
 .../intrinsics/vstrhq_scatter_shifted_offset_u32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_u16.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrhq_u32.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_f32.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_f32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_s32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_p_u32.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_s32.c     |   32 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_f32.c   |   28 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_f32.c |   36 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_s32.c |   36 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_p_u32.c |   36 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_s32.c   |   28 +-
 .../arm/mve/intrinsics/vstrwq_scatter_base_u32.c   |   28 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_f32.c    |   32 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_f32.c  |   40 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_s32.c  |   40 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_p_u32.c  |   40 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_s32.c    |   32 +-
 .../mve/intrinsics/vstrwq_scatter_base_wb_u32.c    |   32 +-
 .../arm/mve/intrinsics/vstrwq_scatter_offset_f32.c |   32 +-
 .../mve/intrinsics/vstrwq_scatter_offset_p_f32.c   |   40 +-
 .../mve/intrinsics/vstrwq_scatter_offset_p_s32.c   |   40 +-
 .../mve/intrinsics/vstrwq_scatter_offset_p_u32.c   |   40 +-
 .../arm/mve/intrinsics/vstrwq_scatter_offset_s32.c |   32 +-
 .../arm/mve/intrinsics/vstrwq_scatter_offset_u32.c |   32 +-
 .../intrinsics/vstrwq_scatter_shifted_offset_f32.c |   32 +-
 .../vstrwq_scatter_shifted_offset_p_f32.c          |   40 +-
 .../vstrwq_scatter_shifted_offset_p_s32.c          |   40 +-
 .../vstrwq_scatter_shifted_offset_p_u32.c          |   40 +-
 .../intrinsics/vstrwq_scatter_shifted_offset_s32.c |   32 +-
 .../intrinsics/vstrwq_scatter_shifted_offset_u32.c |   32 +-
 .../gcc.target/arm/mve/intrinsics/vstrwq_u32.c     |   32 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_f16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_f32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_f16.c    |   34 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_f32.c    |   34 +-
 .../arm/mve/intrinsics/vsubq_m_n_f16-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f16.c  |   50 +-
 .../arm/mve/intrinsics/vsubq_m_n_f32-1.c           |   12 -
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_f32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s16.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s32.c  |   34 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_s8.c   |   34 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u16.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u32.c  |   50 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_n_u8.c   |   50 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_s8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u16.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u32.c    |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_m_u8.c     |   33 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f16-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f16.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f32-1.c  |   12 -
 .../gcc.target/arm/mve/intrinsics/vsubq_n_f32.c    |   36 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s16.c    |   25 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s32.c    |   25 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_s8.c     |   25 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u16.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u32.c    |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_n_u8.c     |   37 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_s16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_s32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_s8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_u16.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_u32.c      |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_u8.c       |   24 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_f16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_f32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f16.c  |   56 +-
 .../arm/mve/intrinsics/vsubq_x_n_f32-1.c           |   13 -
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_f32.c  |   56 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s16.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s32.c  |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_s8.c   |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u16.c  |   56 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u32.c  |   56 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_n_u8.c   |   56 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_s8.c     |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u16.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u32.c    |   40 +-
 .../gcc.target/arm/mve/intrinsics/vsubq_x_u8.c     |   40 +-
 .../gcc.target/arm/mve/mve_const_shifts.c          |   41 +
 .../gcc.target/arm/mve/mve_load_memory_modes.c     |   58 +-
 .../gcc.target/arm/mve/mve_store_memory_modes.c    |   58 +-
 .../arm/mve/mve_vadcq_vsbcq_fpscr_overwrite.c      |   67 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-1-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-1.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-10-run.c |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-10.c     |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-11-run.c |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-11.c     |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-12-run.c |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-12.c     |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-13-run.c |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-13.c     |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-14-run.c |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-14.c     |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-2-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-2.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-3-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-3.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-4-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-4.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-5-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-5.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-6-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-6.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-7-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-7.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-8-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-8.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-9-run.c  |    6 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-9.c      |   20 +
 gcc/testsuite/gcc.target/arm/mve/pr108177-main.x   |   31 +
 gcc/testsuite/gcc.target/arm/mve/pr108177.x        |    9 +
 gcc/testsuite/gcc.target/arm/pr109939.c            |   14 +
 gcc/testsuite/gcc.target/arm/pure-code/pr109800.c  |    4 +
 gcc/testsuite/gcc.target/arm/simd/mve-compare-1.c  |   48 +-
 .../gcc.target/arm/simd/mve-compare-scalar-1.c     |   48 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vabs.c       |    2 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vadd-1.c     |   10 +-
 .../gcc.target/arm/simd/mve-vadd-scalar-1.c        |   10 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vclz.c       |    6 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vcmp.c       |   16 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vneg.c       |    4 +-
 gcc/testsuite/gcc.target/arm/simd/mve-vshr.c       |    2 +-
 gcc/testsuite/gcc.target/arm/simd/pr101325.c       |    4 +-
 gcc/testsuite/gcc.target/avr/pr82931.c             |   29 +
 gcc/testsuite/gcc.target/avr/torture/pr105753.c    |   13 +
 gcc/testsuite/gcc.target/avr/torture/pr109650-1.c  |   63 +
 gcc/testsuite/gcc.target/avr/torture/pr109650-2.c  |   79 +
 gcc/testsuite/gcc.target/i386/avx-vzeroupper-12.c  |    3 +-
 gcc/testsuite/gcc.target/i386/avx-vzeroupper-29.c  |   14 +
 gcc/testsuite/gcc.target/i386/avx-vzeroupper-7.c   |    3 +-
 gcc/testsuite/gcc.target/i386/avx-vzeroupper-9.c   |    3 +-
 gcc/testsuite/gcc.target/i386/mvc17.c              |   11 +
 gcc/testsuite/gcc.target/i386/pr109276.c           |   13 +
 gcc/testsuite/gcc.target/i386/pr110108-2.c         |   14 +
 gcc/testsuite/gcc.target/i386/pr110206.c           |   39 +
 gcc/testsuite/gcc.target/i386/pr110309.c           |   10 +
 gcc/testsuite/gcc.target/powerpc/darwin-abi-13-0.c |   23 +
 gcc/testsuite/gcc.target/powerpc/darwin-abi-13-1.c |   27 +
 gcc/testsuite/gcc.target/powerpc/darwin-abi-13-2.c |   27 +
 .../gcc.target/powerpc/darwin-structs-0.h          |   29 +
 .../gcc.target/powerpc/fusion-p10-ldcmpi.c         |   16 +-
 .../gcc.target/powerpc/int_128bit-runnable.c       |    8 +
 .../gcc.target/powerpc/p9-sign_extend-runnable.c   |   25 +
 gcc/testsuite/gcc.target/powerpc/p9-vparity.c      |    1 +
 gcc/testsuite/gcc.target/powerpc/pr108699.c        |   42 +
 gcc/testsuite/gcc.target/powerpc/pr109069-1.c      |   25 +
 gcc/testsuite/gcc.target/powerpc/pr109069-2-run.c  |   50 +
 gcc/testsuite/gcc.target/powerpc/pr109069-2.c      |   12 +
 gcc/testsuite/gcc.target/powerpc/pr109069-2.h      |   83 +
 gcc/testsuite/gcc.target/powerpc/pr109566.c        |   18 +
 gcc/testsuite/gcc.target/powerpc/pr109932-1.c      |   17 +
 gcc/testsuite/gcc.target/powerpc/pr109932-2.c      |   17 +
 gcc/testsuite/gcc.target/powerpc/pr110011.c        |   42 +
 gcc/testsuite/gcc.target/powerpc/pr70243.c         |   41 +
 gcc/testsuite/gdc.dg/pr108842.d                    |    4 +
 gcc/testsuite/gdc.dg/pr110359.d                    |   22 +
 gcc/testsuite/gdc.dg/pr110514a.d                   |    9 +
 gcc/testsuite/gdc.dg/pr110514b.d                   |    8 +
 gcc/testsuite/gdc.dg/pr110514c.d                   |    8 +
 gcc/testsuite/gdc.dg/pr110514d.d                   |    8 +
 gcc/testsuite/gdc.dg/pr98277.d                     |   11 +
 gcc/testsuite/gdc.dg/torture/pr110516a.d           |   12 +
 gcc/testsuite/gdc.dg/torture/pr110516b.d           |   12 +
 gcc/testsuite/gdc.test/compilable/test23978.d      |   30 +
 .../gfortran.dg/deferred_character_37.f90          |   88 +
 gcc/testsuite/gfortran.dg/findloc_10.f90           |   13 +
 gcc/testsuite/gfortran.dg/findloc_9.f90            |   19 +
 gcc/testsuite/gfortran.dg/interface_49.f90         |   95 +
 gcc/testsuite/gfortran.dg/pr108010.f90             |   54 +
 gcc/testsuite/gfortran.dg/ptr-func-5.f90           |   39 +
 gcc/testsuite/gfortran.dg/select_rank_6.f90        |   48 +
 gcc/testsuite/gfortran.dg/set_exponent_1.f90       |   36 +
 gcc/testsuite/lib/target-supports.exp              |    2 +-
 gcc/tree-ssa-alias.cc                              |   20 +-
 gcc/tree-ssa-ccp.cc                                |    6 +-
 gcc/tree-ssa-dse.cc                                |   15 +-
 gcc/tree-ssa-forwprop.cc                           |    3 +-
 gcc/tree-ssa-loop-ivcanon.cc                       |    7 +-
 gcc/tree-ssa-reassoc.cc                            |    9 +
 gcc/tree-ssa-sccvn.cc                              |    7 +
 gcc/tree-vect-generic.cc                           |   20 +-
 gcc/tree-vect-loop.cc                              |   18 +-
 gcc/tree-vect-slp.cc                               |   21 +-
 gcc/tree-vect-stmts.cc                             |    5 +-
 gcc/wide-int.h                                     |   11 +-
 gnattools/ChangeLog                                |   10 +
 gnattools/configure                                |   58 +-
 gnattools/configure.ac                             |   58 +-
 gotools/ChangeLog                                  |    4 +
 include/ChangeLog                                  |    4 +
 intl/ChangeLog                                     |    4 +
 libada/ChangeLog                                   |    4 +
 libatomic/ChangeLog                                |    4 +
 libbacktrace/ChangeLog                             |    4 +
 libcc1/ChangeLog                                   |    4 +
 libcody/ChangeLog                                  |    4 +
 libcpp/ChangeLog                                   |    4 +
 libcpp/po/ChangeLog                                |    4 +
 libdecnumber/ChangeLog                             |    4 +
 libffi/ChangeLog                                   |   12 +
 libffi/src/powerpc/ffi_linux64.c                   |    2 +-
 libgcc/ChangeLog                                   |   20 +
 libgcc/config.host                                 |   18 +
 libgcc/config/avr/libf7/ChangeLog                  |    4 +
 libgcc/config/darwin10-unwind-find-enc-func.c      |   34 +-
 libgcc/config/libbid/ChangeLog                     |    4 +
 libgcc/config/t-darwin                             |   10 +-
 libgcc/config/t-darwin-min-1                       |    3 +
 libgcc/config/t-darwin-min-5                       |    3 +
 libgcc/config/t-darwin-min-8                       |    3 +
 libgfortran/ChangeLog                              |    4 +
 libgo/Makefile.am                                  |    1 +
 libgo/Makefile.in                                  |    1 +
 libgo/go/internal/abi/abi.go                       |   10 +-
 libgo/go/syscall/libcall_linux.go                  |    8 +
 libgomp/ChangeLog                                  |   62 +
 libgomp/Makefile.in                                |    1 +
 libgomp/configure                                  |   90 +-
 libgomp/configure.ac                               |    7 +
 libgomp/testsuite/Makefile.am                      |   79 +-
 libgomp/testsuite/Makefile.in                      |   78 +-
 libgomp/testsuite/config/default.exp               |    2 -
 libgomp/testsuite/flock                            |   17 +
 libgomp/testsuite/lib/libgomp.exp                  |   38 +-
 libgomp/testsuite/libgomp-site-extra.exp.in        |    1 +
 libgomp/testsuite/libgomp.c++/c++.exp              |    7 +-
 libgomp/testsuite/libgomp.oacc-c++/c++.exp         |    7 +-
 libiberty/ChangeLog                                |   13 +
 libiberty/strstr.c                                 |   15 +-
 libitm/ChangeLog                                   |    4 +
 libobjc/ChangeLog                                  |    4 +
 liboffloadmic/ChangeLog                            |    4 +
 libphobos/ChangeLog                                |    8 +
 libphobos/src/MERGE                                |    2 +-
 libphobos/src/std/container/array.d                |   31 +-
 libphobos/src/std/typecons.d                       |   40 +
 libquadmath/ChangeLog                              |    4 +
 libsanitizer/ChangeLog                             |   12 +
 libsanitizer/configure.tgt                         |    2 +-
 libssp/ChangeLog                                   |    4 +
 libstdc++-v3/ChangeLog                             |  629 +++
 libstdc++-v3/doc/doxygen/user.cfg.in               |    5 +-
 libstdc++-v3/doc/html/manual/api.html              |    9 +
 libstdc++-v3/doc/html/manual/configure.html        |   11 +-
 libstdc++-v3/doc/html/manual/ext_demangling.html   |   13 +-
 libstdc++-v3/doc/xml/manual/configure.xml          |   11 +-
 libstdc++-v3/doc/xml/manual/evolution.xml          |   13 +
 libstdc++-v3/doc/xml/manual/extensions.xml         |   13 +-
 libstdc++-v3/include/bits/basic_string.h           |    2 +-
 libstdc++-v3/include/bits/basic_string.tcc         |    4 +
 libstdc++-v3/include/bits/erase_if.h               |    2 +-
 libstdc++-v3/include/bits/gslice_array.h           |    2 +
 libstdc++-v3/include/bits/indirect_array.h         |    2 +
 libstdc++-v3/include/bits/istream.tcc              |   15 +
 libstdc++-v3/include/bits/locale_classes.tcc       |   23 +
 libstdc++-v3/include/bits/mask_array.h             |    2 +
 libstdc++-v3/include/bits/max_size_type.h          |    3 +-
 libstdc++-v3/include/bits/mofunc_impl.h            |    3 +-
 libstdc++-v3/include/bits/ostream.tcc              |    5 +
 libstdc++-v3/include/bits/random.h                 |    6 +-
 libstdc++-v3/include/bits/random.tcc               |    4 +-
 libstdc++-v3/include/bits/regex.h                  |   10 +
 libstdc++-v3/include/bits/shared_ptr_atomic.h      |    6 +
 libstdc++-v3/include/bits/slice_array.h            |    2 +
 libstdc++-v3/include/bits/stl_iterator.h           |   20 +-
 libstdc++-v3/include/bits/uses_allocator_args.h    |    7 +-
 libstdc++-v3/include/bits/vector.tcc               |   63 +-
 libstdc++-v3/include/experimental/bits/simd.h      |  944 ++--
 .../include/experimental/bits/simd_builtin.h       | 1156 ++---
 .../include/experimental/bits/simd_converter.h     |   22 +-
 .../include/experimental/bits/simd_detail.h        |    6 +-
 .../include/experimental/bits/simd_fixed_size.h    |  680 ++-
 libstdc++-v3/include/experimental/bits/simd_math.h |   52 +-
 libstdc++-v3/include/experimental/bits/simd_neon.h |  114 +-
 libstdc++-v3/include/experimental/bits/simd_ppc.h  |    8 +-
 .../include/experimental/bits/simd_scalar.h        |  386 +-
 libstdc++-v3/include/experimental/bits/simd_x86.h  |  396 +-
 libstdc++-v3/include/experimental/map              |    6 +-
 libstdc++-v3/include/experimental/set              |    4 +-
 libstdc++-v3/include/experimental/unordered_map    |    4 +-
 libstdc++-v3/include/experimental/unordered_set    |    4 +-
 libstdc++-v3/include/std/atomic                    |    1 +
 libstdc++-v3/include/std/expected                  |    3 +-
 libstdc++-v3/include/std/map                       |    6 +-
 libstdc++-v3/include/std/ranges                    |   42 +-
 libstdc++-v3/include/std/set                       |    4 +-
 libstdc++-v3/include/std/stop_token                |    1 +
 libstdc++-v3/include/std/unordered_map             |    4 +-
 libstdc++-v3/include/std/unordered_set             |    4 +-
 libstdc++-v3/include/std/valarray                  |    2 +
 libstdc++-v3/include/std/variant                   |    4 +-
 libstdc++-v3/include/std/version                   |    1 +
 libstdc++-v3/python/libstdcxx/v6/printers.py       |   31 +-
 libstdc++-v3/src/c++17/floating_from_chars.cc      |    4 +
 libstdc++-v3/src/c++17/memory_resource.cc          |    9 +-
 libstdc++-v3/testsuite/20_util/from_chars/4.cc     |    3 +-
 .../testsuite/20_util/pair/astuple/get-2.cc        |   68 +
 .../testsuite/20_util/scoped_allocator/108952.cc   |   23 +
 .../20_util/shared_ptr/atomic/atomic_shared_ptr.cc |    9 +
 .../testsuite/20_util/to_chars/long_double.cc      |    4 +
 .../testsuite/20_util/uses_allocator/lwg3527.cc    |   22 +
 libstdc++-v3/testsuite/20_util/variant/lwg3585.cc  |   16 +
 .../22_locale/ctype/is/string/89728_neg.cc         |    1 +
 .../testsuite/23_containers/map/erasure.cc         |   13 +
 .../testsuite/23_containers/set/erasure.cc         |   13 +
 .../23_containers/unordered_map/erasure.cc         |   13 +
 .../23_containers/unordered_set/erasure.cc         |   13 +
 .../24_iterators/move_iterator/p2520r0.cc          |   37 +
 .../subtract_with_carry_engine/cons/lwg3809.cc     |   26 +
 .../27_io/filesystem/path/construct/95048.cc       |    6 +
 .../testsuite/28_regex/sub_match/lwg3204.cc        |   38 +
 .../testsuite/30_threads/jthread/jthread.cc        |    2 +-
 .../30_threads/stop_token/stop_source/109339.cc    |   10 +
 .../filesystem/path/construct/95048.cc             |    6 +
 libstdc++-v3/testsuite/experimental/map/erasure.cc |   13 +
 libstdc++-v3/testsuite/experimental/set/erasure.cc |   13 +
 .../experimental/simd/pr109261_constexpr_simd.cc   |   92 +
 .../experimental/simd/pr109822_cast_functions.cc   |   63 +
 .../experimental/simd/tests/fpclassify.cc          |    2 +
 .../testsuite/experimental/simd/tests/frexp.cc     |    6 +
 .../experimental/simd/tests/integer_operators.cc   |    9 +-
 .../simd/tests/ldexp_scalbn_scalbln_modf.cc        |    4 +-
 .../testsuite/experimental/simd/tests/logarithm.cc |    4 +-
 .../experimental/simd/tests/operator_cvt.cc        |   30 +-
 .../experimental/simd/tests/reductions.cc          |    3 +-
 .../experimental/simd/tests/trunc_ceil_floor.cc    |    2 +
 .../experimental/unordered_map/erasure.cc          |   13 +
 .../experimental/unordered_set/erasure.cc          |   13 +
 .../testsuite/std/ranges/adaptors/lazy_split.cc    |   16 +
 .../testsuite/std/ranges/iota/iota_view.cc         |   10 +
 .../testsuite/std/ranges/iota/lwg3292_neg.cc       |    1 +
 .../testsuite/std/ranges/iota/max_size_type.cc     |   12 +-
 libstdc++-v3/testsuite/std/ranges/istream_view.cc  |   12 +
 libstdc++-v3/testsuite/std/ranges/single_view.cc   |   13 +
 libvtv/ChangeLog                                   |    4 +
 lto-plugin/ChangeLog                               |    4 +
 maintainer-scripts/ChangeLog                       |    4 +
 zlib/ChangeLog                                     |    4 +
 2992 files changed, 88583 insertions(+), 15498 deletions(-)

diff --cc gcc/ChangeLog.ibm
index 26448a8a631,00000000000..74f5173a88c
mode 100644,000000..100644
--- a/gcc/ChangeLog.ibm
+++ b/gcc/ChangeLog.ibm
@@@ -1,27 -1,0 +1,31 @@@
++2023-07-31  Peter Bergner  <bergner@linux.ibm.com>
++
++	Merge up to releases/gcc-12 79ebcd30bda2cd00bf442a28717ec50ae0a8cd1d
++
 +2023-04-11  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 908d9c7e6ed4be95d39b7b01056dda365f379947
 +
 +2023-03-27  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 4f41c4ff250709219a7c3eba27a62f8a4689412b
 +
 +2022-11-04  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 33561e870dc48966e8c7ede46e95032279a15423
 +
 +2022-10-17  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 fe7d74313736b8e1c30812bc49419f419bdf1c53
 +
 +2022-09-16  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 05cfd7b0677502d06a50ea6ff05d4445e194e3b9
 +
 +2022-08-19  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Merge up to releases/gcc-12 2d29d7b240d9ca87cbee5d90c846694125d293af
 +
 +2022-06-15  Peter Bergner  <bergner@linux.ibm.com>
 +
 +	Create ibm/gcc-12-branch which follows the releases/gcc-12 branch.

             reply	other threads:[~2023-08-01  3:50 UTC|newest]

Thread overview: 11+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2023-08-01  3:50 Peter Bergner [this message]
  -- strict thread matches above, loose matches on Subject: below --
2024-07-03 15:08 Peter Bergner
2024-06-22 16:55 Peter Bergner
2024-05-29 20:57 Peter Bergner
2024-01-26 19:42 Peter Bergner
2023-11-21 22:44 Peter Bergner
2023-04-11 20:52 Peter Bergner
2023-03-27 21:42 Peter Bergner
2022-11-04 15:54 Peter Bergner
2022-10-17 22:58 Peter Bergner
2022-09-16 18:21 Peter Bergner

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20230801035050.03E443858436@sourceware.org \
    --to=bergner@gcc.gnu.org \
    --cc=gcc-cvs@gcc.gnu.org \
    --cc=libstdc++-cvs@gcc.gnu.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).