public inbox for ecos-bugs@sourceware.org
help / color / mirror / Atom feed
* [Bug 1001683] New: Cortex-M3: Startup Code does not initialize last of available interrupts vectors
@ 2012-10-10 9:37 bugzilla-daemon
0 siblings, 0 replies; 2+ messages in thread
From: bugzilla-daemon @ 2012-10-10 9:37 UTC (permalink / raw)
To: ecos-bugs
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001683
Summary: Cortex-M3: Startup Code does not initialize last of
available interrupts vectors
Product: eCos
Version: CVS
Platform: Other (please specify)
OS/Version: Cortex-M
Status: UNCONFIRMED
Severity: normal
Priority: low
Component: HAL
AssignedTo: unassigned@bugs.ecos.sourceware.org
ReportedBy: martin.hopfeld@sse-erfurt.de
CC: ecos-bugs@ecos.sourceware.org
Class: Advice Request
Created an attachment (id=1954)
--> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1954)
Fix Cortex-M interrupt vector initialization
Using an STM32F103 I ran into a HardFault exception when using DMA2_CH5 with
interrupts enabled.
It seems no interrupt handler is registered by the startup code for this
particular interrupt source. The DMA2_CH5 interrupt is the last entry in the
interrupt list according to STM32F103 reference manual.
Please see attached patch to the startup code on Cortex-M architecture to use
the correct constant (CYGNUM_HAL_VSR_COUNT) when iterating over all interrupts
and installing hal_default_interrupt_vsr().
This patch works for me and allows DMA2_CH5 to signal transfer complete by
interrupt.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are on the CC list for the bug.
^ permalink raw reply [flat|nested] 2+ messages in thread
* [Bug 1001683] New: Cortex-M3: Startup Code does not initialize last of available interrupts vectors
@ 2012-10-10 9:37 bugzilla-daemon
0 siblings, 0 replies; 2+ messages in thread
From: bugzilla-daemon @ 2012-10-10 9:37 UTC (permalink / raw)
To: unassigned
Please do not reply to this email. Use the web interface provided at:
http://bugs.ecos.sourceware.org/show_bug.cgi?id=1001683
Summary: Cortex-M3: Startup Code does not initialize last of
available interrupts vectors
Product: eCos
Version: CVS
Platform: Other (please specify)
OS/Version: Cortex-M
Status: UNCONFIRMED
Severity: normal
Priority: low
Component: HAL
AssignedTo: unassigned@bugs.ecos.sourceware.org
ReportedBy: martin.hopfeld@sse-erfurt.de
CC: ecos-bugs@ecos.sourceware.org
Class: Advice Request
Created an attachment (id=1954)
--> (http://bugs.ecos.sourceware.org/attachment.cgi?id=1954)
Fix Cortex-M interrupt vector initialization
Using an STM32F103 I ran into a HardFault exception when using DMA2_CH5 with
interrupts enabled.
It seems no interrupt handler is registered by the startup code for this
particular interrupt source. The DMA2_CH5 interrupt is the last entry in the
interrupt list according to STM32F103 reference manual.
Please see attached patch to the startup code on Cortex-M architecture to use
the correct constant (CYGNUM_HAL_VSR_COUNT) when iterating over all interrupts
and installing hal_default_interrupt_vsr().
This patch works for me and allows DMA2_CH5 to signal transfer complete by
interrupt.
--
Configure bugmail: http://bugs.ecos.sourceware.org/userprefs.cgi?tab=email
------- You are receiving this mail because: -------
You are the assignee for the bug.
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2012-10-10 9:37 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2012-10-10 9:37 [Bug 1001683] New: Cortex-M3: Startup Code does not initialize last of available interrupts vectors bugzilla-daemon
-- strict thread matches above, loose matches on Subject: below --
2012-10-10 9:37 bugzilla-daemon
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).