public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r13-1895] amdgcn: 64-bit vector shifts
@ 2022-07-29 12:04 Andrew Stubbs
  0 siblings, 0 replies; only message in thread
From: Andrew Stubbs @ 2022-07-29 12:04 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:6e0ca3fe88d8f98ba6b4009c9483e87afbcf4ee8

commit r13-1895-g6e0ca3fe88d8f98ba6b4009c9483e87afbcf4ee8
Author: Andrew Stubbs <ams@codesourcery.com>
Date:   Tue Jul 19 11:14:28 2022 +0100

    amdgcn: 64-bit vector shifts
    
    Enable 64-bit vector-vector and vector-scalar shifts.
    
    gcc/ChangeLog:
    
            * config/gcn/gcn-valu.md (V_INT_noHI): New iterator.
            (<expander><mode>3<exec>): Use V_INT_noHI.
            (v<expander><mode>3<exec>): Likewise.

Diff:
---
 gcc/config/gcn/gcn-valu.md | 18 ++++++++++--------
 1 file changed, 10 insertions(+), 8 deletions(-)

diff --git a/gcc/config/gcn/gcn-valu.md b/gcc/config/gcn/gcn-valu.md
index abe46201344..8c33ae0c717 100644
--- a/gcc/config/gcn/gcn-valu.md
+++ b/gcc/config/gcn/gcn-valu.md
@@ -60,6 +60,8 @@
 
 (define_mode_iterator V_INT_noQI
 		      [V64HI V64SI V64DI])
+(define_mode_iterator V_INT_noHI
+		      [V64SI V64DI])
 
 ; All of above
 (define_mode_iterator V_ALL
@@ -2086,10 +2088,10 @@
   })
 
 (define_insn "<expander><mode>3<exec>"
-  [(set (match_operand:V_SI 0 "register_operand"  "= v")
-	(shiftop:V_SI
-	  (match_operand:V_SI 1 "gcn_alu_operand" "  v")
-	  (vec_duplicate:V_SI
+  [(set (match_operand:V_INT_noHI 0 "register_operand"  "= v")
+	(shiftop:V_INT_noHI
+	  (match_operand:V_INT_noHI 1 "gcn_alu_operand" "  v")
+	  (vec_duplicate:<VnSI>
 	    (match_operand:SI 2 "gcn_alu_operand"  "SvB"))))]
   ""
   "v_<revmnemonic>0\t%0, %2, %1"
@@ -2117,10 +2119,10 @@
   })
 
 (define_insn "v<expander><mode>3<exec>"
-  [(set (match_operand:V_SI 0 "register_operand"  "=v")
-	(shiftop:V_SI
-	  (match_operand:V_SI 1 "gcn_alu_operand" " v")
-	  (match_operand:V_SI 2 "gcn_alu_operand" "vB")))]
+  [(set (match_operand:V_INT_noHI 0 "register_operand"  "=v")
+	(shiftop:V_INT_noHI
+	  (match_operand:V_INT_noHI 1 "gcn_alu_operand" " v")
+	  (match_operand:<VnSI> 2 "gcn_alu_operand"	"vB")))]
   ""
   "v_<revmnemonic>0\t%0, %2, %1"
   [(set_attr "type" "vop2")


^ permalink raw reply	[flat|nested] only message in thread

only message in thread, other threads:[~2022-07-29 12:04 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-07-29 12:04 [gcc r13-1895] amdgcn: 64-bit vector shifts Andrew Stubbs

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).