public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc r13-4866] RISC-V: Remove side effects of vsetvl pattern in RTL.
@ 2022-12-23 5:42 Kito Cheng
0 siblings, 0 replies; only message in thread
From: Kito Cheng @ 2022-12-23 5:42 UTC (permalink / raw)
To: gcc-cvs
https://gcc.gnu.org/g:b47b33c799bd4874a4c81fb71708ff1c3dd150ff
commit r13-4866-gb47b33c799bd4874a4c81fb71708ff1c3dd150ff
Author: Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
Date: Tue Dec 20 22:56:49 2022 +0800
RISC-V: Remove side effects of vsetvl pattern in RTL.
gcc/ChangeLog:
* config/riscv/riscv-vector-builtins-bases.cc: Change it to no side effects.
* config/riscv/vector.md (@vsetvl<mode>_no_side_effects): New pattern.
Diff:
---
gcc/config/riscv/riscv-vector-builtins-bases.cc | 2 +-
gcc/config/riscv/vector.md | 26 +++++++++++++++++++++++++
2 files changed, 27 insertions(+), 1 deletion(-)
diff --git a/gcc/config/riscv/riscv-vector-builtins-bases.cc b/gcc/config/riscv/riscv-vector-builtins-bases.cc
index 75879dea25a..c1193dbbfb5 100644
--- a/gcc/config/riscv/riscv-vector-builtins-bases.cc
+++ b/gcc/config/riscv/riscv-vector-builtins-bases.cc
@@ -75,7 +75,7 @@ public:
/* MU. */
e.add_input_operand (Pmode, gen_int_mode (0, Pmode));
- return e.generate_insn (code_for_vsetvl (Pmode));
+ return e.generate_insn (code_for_vsetvl_no_side_effects (Pmode));
}
};
diff --git a/gcc/config/riscv/vector.md b/gcc/config/riscv/vector.md
index 52ca6b3d25c..fd8e285a7e6 100644
--- a/gcc/config/riscv/vector.md
+++ b/gcc/config/riscv/vector.md
@@ -585,6 +585,32 @@
[(set_attr "type" "vsetvl")
(set_attr "mode" "<MODE>")])
+;; It's emit by vsetvl/vsetvlmax intrinsics with no side effects.
+;; Since we have many optmization passes from "expand" to "reload_completed",
+;; such pattern can allow us gain benefits of these optimizations.
+(define_insn_and_split "@vsetvl<mode>_no_side_effects"
+ [(set (match_operand:P 0 "register_operand" "=r")
+ (unspec:P [(match_operand:P 1 "csr_operand" "rK")
+ (match_operand 2 "const_int_operand" "i")
+ (match_operand 3 "const_int_operand" "i")
+ (match_operand 4 "const_int_operand" "i")
+ (match_operand 5 "const_int_operand" "i")] UNSPEC_VSETVL))]
+ "TARGET_VECTOR"
+ "#"
+ "&& epilogue_completed"
+ [(parallel
+ [(set (match_dup 0)
+ (unspec:P [(match_dup 1) (match_dup 2) (match_dup 3)
+ (match_dup 4) (match_dup 5)] UNSPEC_VSETVL))
+ (set (reg:SI VL_REGNUM)
+ (unspec:SI [(match_dup 1) (match_dup 2) (match_dup 3)] UNSPEC_VSETVL))
+ (set (reg:SI VTYPE_REGNUM)
+ (unspec:SI [(match_dup 2) (match_dup 3) (match_dup 4)
+ (match_dup 5)] UNSPEC_VSETVL))])]
+ ""
+ [(set_attr "type" "vsetvl")
+ (set_attr "mode" "SI")])
+
;; RVV machine description matching format
;; (define_insn ""
;; [(set (match_operand:MODE 0)
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2022-12-23 5:42 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-12-23 5:42 [gcc r13-4866] RISC-V: Remove side effects of vsetvl pattern in RTL Kito Cheng
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).