From: Andrea Corallo <andrea.corallo@arm.com>
To: <gcc-patches@gcc.gnu.org>
Cc: <kyrylo.tkachov@arm.com>, <Richard.Earnshaw@arm.com>,
Andrea Corallo <andrea.corallo@arm.com>
Subject: [PATCH 00/23] arm: rework MVE testsuite and rework backend where necessary (3rd chunck)
Date: Fri, 20 Jan 2023 17:39:25 +0100 [thread overview]
Message-ID: <20230120163948.752531-1-andrea.corallo@arm.com> (raw)
Hi all,
this 3rd series, similarly to the previous ones, rework the arm MVE
testsuite for better coverage. Contextually some trivial fixes to the
backend are performed.
23/23 also adds some extern "C" I forgot to add with the previous
series in order to fix those tests for C++.
Best Regards
Andrea
Andrea Corallo (23):
arm: improve tests and fix vclsq*
arm: improve tests and fix vclzq*
arm: improve tests and fix vnegq*
arm: improve tests for vmulhq*
arm: improve tests for vmullbq*
arm: improve tests for vmulltq*
arm: improve tests for vcaddq*
arm: improve tests for vcmlaq*
arm: improve tests for vcmulq*
arm: improve tests and fix vqabsq*
arm: improve tests for vqdmladhq*
arm: improve tests for vqdmladhxq*
arm: improve tests for vqrdmladhq*
arm: improve tests for vqrdmladhxq*
arm: improve tests for vqrdmlashq*
arm: improve tests for vqdmlsdhq*
arm: improve tests for vqdmlsdhxq*
arm: improve tests for vqrdmlsdhq*
arm: improve tests for vqrdmlsdhxq*
arm: improve tests for vqrdmulhq*
arm: improve tests and fix vqnegq*
arm: improve tests for vld2q*
arm: fix missing extern "C" in MVE tests
gcc/config/arm/mve.md | 12 +++----
.../arm/mve/intrinsics/vcaddq_rot270_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_u16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_u32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_m_u8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot270_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_u16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_u32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_u8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot270_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_u16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_u32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_m_u8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcaddq_rot90_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_u16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_u32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_u8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcaddq_rot90_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclsq_m_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclsq_m_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclsq_m_s8.c | 33 ++++++++++++++++--
.../gcc.target/arm/mve/intrinsics/vclsq_s16.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclsq_s32.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclsq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vclsq_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclsq_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclsq_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_m_u8.c | 33 ++++++++++++++++--
.../gcc.target/arm/mve/intrinsics/vclzq_s16.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclzq_s32.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclzq_s8.c | 24 +++++++++++--
.../gcc.target/arm/mve/intrinsics/vclzq_u16.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclzq_u32.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vclzq_u8.c | 28 ++++++++++++---
.../arm/mve/intrinsics/vclzq_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vclzq_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmlaq_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot180_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot180_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot180_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot180_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot270_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot270_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot270_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot270_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot90_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot90_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmlaq_rot90_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmlaq_rot90_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot180_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot180_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot180_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot180_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot180_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmulq_rot180_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmulq_rot270_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot270_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot270_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot270_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot270_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmulq_rot270_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmulq_rot90_f16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot90_f32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vcmulq_rot90_m_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot90_m_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot90_x_f16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_rot90_x_f32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vcmulq_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vcmulq_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vhaddq_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_n_u16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_n_u32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_n_u8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_s16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_s32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vhaddq_s8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_u16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_u32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vhaddq_u8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_u16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_u32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_n_u8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_s16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_s32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_s8.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_u16.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_u32.c | 8 +++++
.../arm/mve/intrinsics/vhaddq_x_u8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_u16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_u32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_n_u8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_s16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_s32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vhsubq_s8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_u16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_u32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vhsubq_u8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_u16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_u32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_n_u8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_s16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_s32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_s8.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_u16.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_u32.c | 8 +++++
.../arm/mve/intrinsics/vhsubq_x_u8.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vld2q_f16.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_f32.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_s16.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_s32.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_s8.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_u16.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_u32.c | 33 +++++++++++++++---
.../gcc.target/arm/mve/intrinsics/vld2q_u8.c | 33 +++++++++++++++---
.../arm/mve/intrinsics/vmladavaxq_p_s16.c | 8 +++++
.../arm/mve/intrinsics/vmladavaxq_p_s32.c | 8 +++++
.../arm/mve/intrinsics/vmladavaxq_p_s8.c | 8 +++++
.../arm/mve/intrinsics/vmladavaxq_s16.c | 8 +++++
.../arm/mve/intrinsics/vmladavaxq_s32.c | 8 +++++
.../arm/mve/intrinsics/vmladavaxq_s8.c | 8 +++++
.../arm/mve/intrinsics/vmulhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_m_u16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_m_u32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_m_u8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulhq_s32.c | 24 +++++++++++--
.../gcc.target/arm/mve/intrinsics/vmulhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulhq_u16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulhq_u32.c | 24 +++++++++++--
.../gcc.target/arm/mve/intrinsics/vmulhq_u8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulhq_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulhq_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulhq_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulhq_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulhq_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulhq_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_m_u16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_m_u32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_m_u8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_int_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_u16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_u32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_u8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_int_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_poly_m_p16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_poly_m_p8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmullbq_poly_p16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_poly_p8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmullbq_poly_x_p16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmullbq_poly_x_p8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_m_u16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_m_u32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_m_u8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_int_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_u16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_u32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_u8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_u16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_u32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_int_x_u8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_poly_m_p16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_poly_m_p8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vmulltq_poly_p16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_poly_p8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vmulltq_poly_x_p16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vmulltq_poly_x_p8.c | 33 ++++++++++++++++--
.../gcc.target/arm/mve/intrinsics/vnegq_f16.c | 30 +++++++++++++++-
.../gcc.target/arm/mve/intrinsics/vnegq_f32.c | 30 +++++++++++++++-
.../arm/mve/intrinsics/vnegq_m_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_m_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_m_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_m_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_m_s8.c | 33 ++++++++++++++++--
.../gcc.target/arm/mve/intrinsics/vnegq_s16.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vnegq_s32.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vnegq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vnegq_x_f16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_x_f32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_x_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_x_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vnegq_x_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqabsq_m_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqabsq_m_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqabsq_m_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqabsq_s16.c | 28 ++++++++++++---
.../arm/mve/intrinsics/vqabsq_s32.c | 28 ++++++++++++---
.../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqaddq_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_n_u16.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_n_u32.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_n_u8.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_s16.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_s32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vqaddq_s8.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_u16.c | 8 +++++
.../arm/mve/intrinsics/vqaddq_u32.c | 8 +++++
.../gcc.target/arm/mve/intrinsics/vqaddq_u8.c | 8 +++++
.../arm/mve/intrinsics/vqdmladhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmladhq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmladhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmladhxq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhxq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhxq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmladhxq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmladhxq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmladhxq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlahq_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vqdmlahq_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vqdmlahq_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_m_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_m_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_m_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_n_s16.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_n_s32.c | 8 +++++
.../arm/mve/intrinsics/vqdmlashq_n_s8.c | 8 +++++
.../arm/mve/intrinsics/vqdmlsdhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlsdhq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlsdhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlsdhxq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhxq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhxq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqdmlsdhxq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlsdhxq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqdmlsdhxq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqnegq_m_s16.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqnegq_m_s32.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqnegq_m_s8.c | 33 ++++++++++++++++--
.../arm/mve/intrinsics/vqnegq_s16.c | 28 ++++++++++++---
.../arm/mve/intrinsics/vqnegq_s32.c | 24 +++++++++++--
.../gcc.target/arm/mve/intrinsics/vqnegq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhxq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhxq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhxq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmladhxq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhxq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmladhxq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlashq_n_s16.c | 32 +++++++++++++----
.../arm/mve/intrinsics/vqrdmlashq_n_s32.c | 32 +++++++++++++----
.../arm/mve/intrinsics/vqrdmlashq_n_s8.c | 32 +++++++++++++----
.../arm/mve/intrinsics/vqrdmlsdhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlsdhq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlsdhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhxq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmlsdhxq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlsdhxq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmlsdhxq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_m_n_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_m_n_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_m_n_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_m_s16.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_m_s32.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_m_s8.c | 34 ++++++++++++++++---
.../arm/mve/intrinsics/vqrdmulhq_n_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_n_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_n_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_s16.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_s32.c | 24 +++++++++++--
.../arm/mve/intrinsics/vqrdmulhq_s8.c | 24 +++++++++++--
.../arm/mve/intrinsics/vsetq_lane_f16.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_f32.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_s16.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_s32.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_s64.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_s8.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_u16.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_u32.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_u64.c | 8 +++++
.../arm/mve/intrinsics/vsetq_lane_u8.c | 8 +++++
gcc/testsuite/gcc.target/arm/simd/mve-vclz.c | 6 ++--
gcc/testsuite/gcc.target/arm/simd/mve-vneg.c | 4 +--
gcc/testsuite/gcc.target/arm/simd/mve-vshr.c | 2 +-
368 files changed, 8240 insertions(+), 878 deletions(-)
--
2.25.1
next reply other threads:[~2023-01-20 16:41 UTC|newest]
Thread overview: 48+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-01-20 16:39 Andrea Corallo [this message]
2023-01-20 16:39 ` [PATCH 01/23] arm: improve tests and fix vclsq* Andrea Corallo
2023-01-20 17:44 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 02/23] arm: improve tests and fix vclzq* Andrea Corallo
2023-01-20 17:46 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 03/23] arm: improve tests and fix vnegq* Andrea Corallo
2023-01-20 17:47 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 04/23] arm: improve tests for vmulhq* Andrea Corallo
2023-01-20 17:48 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 05/23] arm: improve tests for vmullbq* Andrea Corallo
2023-01-20 17:51 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 06/23] arm: improve tests for vmulltq* Andrea Corallo
2023-01-20 17:52 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 07/23] arm: improve tests for vcaddq* Andrea Corallo
2023-01-20 17:52 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 08/23] arm: improve tests for vcmlaq* Andrea Corallo
2023-01-20 17:53 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 09/23] arm: improve tests for vcmulq* Andrea Corallo
2023-01-20 17:59 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 10/23] arm: improve tests and fix vqabsq* Andrea Corallo
2023-01-20 18:01 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 11/23] arm: improve tests for vqdmladhq* Andrea Corallo
2023-01-20 18:03 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 12/23] arm: improve tests for vqdmladhxq* Andrea Corallo
2023-01-20 18:04 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 13/23] arm: improve tests for vqrdmladhq* Andrea Corallo
2023-01-20 18:04 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 14/23] arm: improve tests for vqrdmladhxq* Andrea Corallo
2023-01-20 18:05 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 15/23] arm: improve tests for vqrdmlashq* Andrea Corallo
2023-01-20 18:06 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 16/23] arm: improve tests for vqdmlsdhq* Andrea Corallo
2023-01-20 18:06 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 17/23] arm: improve tests for vqdmlsdhxq* Andrea Corallo
2023-01-20 18:07 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 18/23] arm: improve tests for vqrdmlsdhq* Andrea Corallo
2023-01-20 18:07 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 19/23] arm: improve tests for vqrdmlsdhxq* Andrea Corallo
2023-01-20 18:08 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 20/23] arm: improve tests for vqrdmulhq* Andrea Corallo
2023-01-20 18:08 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 21/23] arm: improve tests and fix vqnegq* Andrea Corallo
2023-01-20 18:08 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 22/23] arm: improve tests for vld2q* Andrea Corallo
2023-01-20 18:09 ` Kyrylo Tkachov
2023-01-20 16:39 ` [PATCH 23/23] arm: fix missing extern "C" in MVE tests Andrea Corallo
2023-01-20 18:10 ` Kyrylo Tkachov
2023-01-25 13:53 ` Andrea Corallo
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230120163948.752531-1-andrea.corallo@arm.com \
--to=andrea.corallo@arm.com \
--cc=Richard.Earnshaw@arm.com \
--cc=gcc-patches@gcc.gnu.org \
--cc=kyrylo.tkachov@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).